
Marcus E. Windrich
Examiner (ID: 900, Phone: (571)272-6417 , Office: P/3646 )
| Most Active Art Unit | 3646 |
| Art Unit(s) | 3646, 3619 |
| Total Applications | 906 |
| Issued Applications | 670 |
| Pending Applications | 85 |
| Abandoned Applications | 168 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15370117
[patent_doc_number] => 20200020823
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => LED WAFER PROCESSING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/456395
[patent_app_country] => US
[patent_app_date] => 2019-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7720
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 352
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16456395
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/456395 | LED wafer processing method | Jun 27, 2019 | Issued |
Array
(
[id] => 16593855
[patent_doc_number] => 10903132
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Wafer-level fan-out package with enhanced performance
[patent_app_type] => utility
[patent_app_number] => 16/454687
[patent_app_country] => US
[patent_app_date] => 2019-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 8348
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16454687
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/454687 | Wafer-level fan-out package with enhanced performance | Jun 26, 2019 | Issued |
Array
(
[id] => 16593855
[patent_doc_number] => 10903132
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Wafer-level fan-out package with enhanced performance
[patent_app_type] => utility
[patent_app_number] => 16/454687
[patent_app_country] => US
[patent_app_date] => 2019-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 8348
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16454687
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/454687 | Wafer-level fan-out package with enhanced performance | Jun 26, 2019 | Issued |
Array
(
[id] => 16593855
[patent_doc_number] => 10903132
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Wafer-level fan-out package with enhanced performance
[patent_app_type] => utility
[patent_app_number] => 16/454687
[patent_app_country] => US
[patent_app_date] => 2019-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 8348
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16454687
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/454687 | Wafer-level fan-out package with enhanced performance | Jun 26, 2019 | Issued |
Array
(
[id] => 16738890
[patent_doc_number] => 10964554
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-30
[patent_title] => Wafer-level fan-out package with enhanced performance
[patent_app_type] => utility
[patent_app_number] => 16/454809
[patent_app_country] => US
[patent_app_date] => 2019-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 6043
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16454809
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/454809 | Wafer-level fan-out package with enhanced performance | Jun 26, 2019 | Issued |
Array
(
[id] => 16593855
[patent_doc_number] => 10903132
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Wafer-level fan-out package with enhanced performance
[patent_app_type] => utility
[patent_app_number] => 16/454687
[patent_app_country] => US
[patent_app_date] => 2019-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 8348
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16454687
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/454687 | Wafer-level fan-out package with enhanced performance | Jun 26, 2019 | Issued |
Array
(
[id] => 16593855
[patent_doc_number] => 10903132
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Wafer-level fan-out package with enhanced performance
[patent_app_type] => utility
[patent_app_number] => 16/454687
[patent_app_country] => US
[patent_app_date] => 2019-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 8348
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16454687
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/454687 | Wafer-level fan-out package with enhanced performance | Jun 26, 2019 | Issued |
Array
(
[id] => 16593855
[patent_doc_number] => 10903132
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Wafer-level fan-out package with enhanced performance
[patent_app_type] => utility
[patent_app_number] => 16/454687
[patent_app_country] => US
[patent_app_date] => 2019-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 8348
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16454687
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/454687 | Wafer-level fan-out package with enhanced performance | Jun 26, 2019 | Issued |
Array
(
[id] => 16593855
[patent_doc_number] => 10903132
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Wafer-level fan-out package with enhanced performance
[patent_app_type] => utility
[patent_app_number] => 16/454687
[patent_app_country] => US
[patent_app_date] => 2019-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 8348
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16454687
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/454687 | Wafer-level fan-out package with enhanced performance | Jun 26, 2019 | Issued |
Array
(
[id] => 16593855
[patent_doc_number] => 10903132
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Wafer-level fan-out package with enhanced performance
[patent_app_type] => utility
[patent_app_number] => 16/454687
[patent_app_country] => US
[patent_app_date] => 2019-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 8348
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16454687
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/454687 | Wafer-level fan-out package with enhanced performance | Jun 26, 2019 | Issued |
Array
(
[id] => 16593855
[patent_doc_number] => 10903132
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Wafer-level fan-out package with enhanced performance
[patent_app_type] => utility
[patent_app_number] => 16/454687
[patent_app_country] => US
[patent_app_date] => 2019-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 8348
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16454687
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/454687 | Wafer-level fan-out package with enhanced performance | Jun 26, 2019 | Issued |
Array
(
[id] => 15807563
[patent_doc_number] => 20200126924
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-23
[patent_title] => FAN-OUT SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 16/453162
[patent_app_country] => US
[patent_app_date] => 2019-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9428
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16453162
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/453162 | FAN-OUT SEMICONDUCTOR PACKAGE | Jun 25, 2019 | Abandoned |
Array
(
[id] => 17196034
[patent_doc_number] => 11164799
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-02
[patent_title] => Stacked vertical transport field effect transistor contact formation
[patent_app_type] => utility
[patent_app_number] => 16/453040
[patent_app_country] => US
[patent_app_date] => 2019-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 11685
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16453040
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/453040 | Stacked vertical transport field effect transistor contact formation | Jun 25, 2019 | Issued |
Array
(
[id] => 15327493
[patent_doc_number] => 20200004076
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => SUBSTRATE FOR ELECTRO-OPTICAL DEVICE, ELECTRO-OPTICAL DEVICE, AND ELECTRONIC APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/452749
[patent_app_country] => US
[patent_app_date] => 2019-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18427
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16452749
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/452749 | Substrate for electro-optical device, electro- optical device, and electronic apparatus | Jun 25, 2019 | Issued |
Array
(
[id] => 16896329
[patent_doc_number] => 11037891
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-15
[patent_title] => Device package
[patent_app_type] => utility
[patent_app_number] => 16/453780
[patent_app_country] => US
[patent_app_date] => 2019-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 7537
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16453780
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/453780 | Device package | Jun 25, 2019 | Issued |
Array
(
[id] => 16536767
[patent_doc_number] => 10879382
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-12-29
[patent_title] => Enhancement mode saddle gate device
[patent_app_type] => utility
[patent_app_number] => 16/453349
[patent_app_country] => US
[patent_app_date] => 2019-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 5105
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16453349
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/453349 | Enhancement mode saddle gate device | Jun 25, 2019 | Issued |
Array
(
[id] => 15331715
[patent_doc_number] => 20200006187
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => Heat Dissipation Device, Semiconductor Packaging System and Method of Manufacturing Thereof
[patent_app_type] => utility
[patent_app_number] => 16/452777
[patent_app_country] => US
[patent_app_date] => 2019-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8150
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16452777
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/452777 | Heat Dissipation Device, Semiconductor Packaging System and Method of Manufacturing Thereof | Jun 25, 2019 | Abandoned |
Array
(
[id] => 17500873
[patent_doc_number] => 11289583
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-29
[patent_title] => High aspect ratio gate structure formation
[patent_app_type] => utility
[patent_app_number] => 16/453799
[patent_app_country] => US
[patent_app_date] => 2019-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 35
[patent_no_of_words] => 7456
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16453799
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/453799 | High aspect ratio gate structure formation | Jun 25, 2019 | Issued |
Array
(
[id] => 16098759
[patent_doc_number] => 20200203366
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-25
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING WORD LINE CUT
[patent_app_type] => utility
[patent_app_number] => 16/453094
[patent_app_country] => US
[patent_app_date] => 2019-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7124
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16453094
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/453094 | Semiconductor device including word line cut | Jun 25, 2019 | Issued |
Array
(
[id] => 15000033
[patent_doc_number] => 20190318974
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-17
[patent_title] => CIRCUIT MODULE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/451825
[patent_app_country] => US
[patent_app_date] => 2019-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5849
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16451825
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/451825 | Circuit module and method of manufacturing the same | Jun 24, 2019 | Issued |