
Marcus E. Windrich
Examiner (ID: 900, Phone: (571)272-6417 , Office: P/3646 )
| Most Active Art Unit | 3646 |
| Art Unit(s) | 3646, 3619 |
| Total Applications | 906 |
| Issued Applications | 670 |
| Pending Applications | 85 |
| Abandoned Applications | 168 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17818570
[patent_doc_number] => 11424193
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-23
[patent_title] => Substrate of a display panel with alignment marks, and a method of making the same
[patent_app_type] => utility
[patent_app_number] => 16/605494
[patent_app_country] => US
[patent_app_date] => 2019-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3595
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16605494
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/605494 | Substrate of a display panel with alignment marks, and a method of making the same | Apr 9, 2019 | Issued |
Array
(
[id] => 14573315
[patent_doc_number] => 20190214265
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-11
[patent_title] => METHOD OF PROCESSING TARGET OBJECT
[patent_app_type] => utility
[patent_app_number] => 16/299279
[patent_app_country] => US
[patent_app_date] => 2019-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11815
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16299279
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/299279 | METHOD OF PROCESSING TARGET OBJECT | Mar 11, 2019 | Abandoned |
Array
(
[id] => 16944295
[patent_doc_number] => 11056547
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Organic light-emitting display device and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/288715
[patent_app_country] => US
[patent_app_date] => 2019-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 28
[patent_no_of_words] => 9477
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16288715
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/288715 | Organic light-emitting display device and method of manufacturing the same | Feb 27, 2019 | Issued |
Array
(
[id] => 17188719
[patent_doc_number] => 20210335604
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-28
[patent_title] => METHOD OF FABRICATING DISPLAY SUBSTRATE, DISPLAY SUBSTRATE, AND DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/487552
[patent_app_country] => US
[patent_app_date] => 2019-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9080
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16487552
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/487552 | Method of fabricating display substrate, display substrate, and display apparatus | Feb 19, 2019 | Issued |
Array
(
[id] => 16264615
[patent_doc_number] => 10756060
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-25
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/247616
[patent_app_country] => US
[patent_app_date] => 2019-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 15
[patent_no_of_words] => 6126
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16247616
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/247616 | Semiconductor device | Jan 14, 2019 | Issued |
Array
(
[id] => 14587849
[patent_doc_number] => 20190221533
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-18
[patent_title] => SEMICONDUCTOR DEVICES COMPRISING METALLIZATIONS COMPOSED OF POROUS COPPER AND ASSOCIATED PRODUCTION METHODS
[patent_app_type] => utility
[patent_app_number] => 16/246912
[patent_app_country] => US
[patent_app_date] => 2019-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6679
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16246912
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/246912 | SEMICONDUCTOR DEVICES COMPRISING METALLIZATIONS COMPOSED OF POROUS COPPER AND ASSOCIATED PRODUCTION METHODS | Jan 13, 2019 | Abandoned |
Array
(
[id] => 16218480
[patent_doc_number] => 10734302
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-04
[patent_title] => Method and apparatus of operating a compressible thermal interface
[patent_app_type] => utility
[patent_app_number] => 16/247476
[patent_app_country] => US
[patent_app_date] => 2019-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 5160
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16247476
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/247476 | Method and apparatus of operating a compressible thermal interface | Jan 13, 2019 | Issued |
Array
(
[id] => 16180339
[patent_doc_number] => 20200227308
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => INTERCONNECT STRUCTURES WITH AIRGAPS AND DIELECTRIC-CAPPED INTERCONNECTS
[patent_app_type] => utility
[patent_app_number] => 16/246847
[patent_app_country] => US
[patent_app_date] => 2019-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3550
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16246847
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/246847 | Interconnect structures with airgaps and dielectric-capped interconnects | Jan 13, 2019 | Issued |
Array
(
[id] => 15461919
[patent_doc_number] => 20200043784
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => MULTIPLE METALLIZATION SCHEME
[patent_app_type] => utility
[patent_app_number] => 16/246125
[patent_app_country] => US
[patent_app_date] => 2019-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8624
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16246125
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/246125 | Multiple metallization scheme | Jan 10, 2019 | Issued |
Array
(
[id] => 16098915
[patent_doc_number] => 20200203444
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-25
[patent_title] => FLEXIBLE ORGANIC LIGHT EMITTING DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/323775
[patent_app_country] => US
[patent_app_date] => 2018-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2913
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16323775
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/323775 | Flexible organic light emitting display device and manufacturing method thereof | Dec 23, 2018 | Issued |
Array
(
[id] => 14238179
[patent_doc_number] => 20190131262
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-02
[patent_title] => INTEGRATED FAN-OUT PACKAGE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/215679
[patent_app_country] => US
[patent_app_date] => 2018-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9299
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16215679
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/215679 | Integrated fan-out package and manufacturing method thereof | Dec 10, 2018 | Issued |
Array
(
[id] => 16020913
[patent_doc_number] => 20200185300
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-11
[patent_title] => EFFECTIVE HEAT CONDUCTION FROM HOTSPOT TO HEAT SPREADER THROUGH PACKAGE SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 16/215237
[patent_app_country] => US
[patent_app_date] => 2018-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9670
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16215237
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/215237 | Effective heat conduction from hotspot to heat spreader through package substrate | Dec 9, 2018 | Issued |
Array
(
[id] => 16541429
[patent_doc_number] => 20200407842
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => SYSTEMS AND METHODS FOR HOMOGENOUS INTERMIXING OF PRECURSORS IN ALLOY ATOMIC LAYER DEPOSITION
[patent_app_type] => utility
[patent_app_number] => 16/954255
[patent_app_country] => US
[patent_app_date] => 2018-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6125
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16954255
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/954255 | Systems and methods for homogenous intermixing of precursors in alloy atomic layer deposition | Dec 5, 2018 | Issued |
Array
(
[id] => 14164233
[patent_doc_number] => 20190109219
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-11
[patent_title] => Insulated gate bipolar transistor and diode
[patent_app_type] => utility
[patent_app_number] => 16/208049
[patent_app_country] => US
[patent_app_date] => 2018-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8231
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16208049
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/208049 | Insulated gate bipolar transistor and diode | Dec 2, 2018 | Issued |
Array
(
[id] => 15791395
[patent_doc_number] => 10629429
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-21
[patent_title] => Selective deposition of silicon oxide
[patent_app_type] => utility
[patent_app_number] => 16/206915
[patent_app_country] => US
[patent_app_date] => 2018-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 9294
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16206915
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/206915 | Selective deposition of silicon oxide | Nov 29, 2018 | Issued |
Array
(
[id] => 14414321
[patent_doc_number] => 20190173004
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-06
[patent_title] => METHODS OF MANUFACTURING INTEGRATED CIRCUITS USING ISOTROPIC AND ANISOTROPIC ETCHING PROCESSES
[patent_app_type] => utility
[patent_app_number] => 16/202496
[patent_app_country] => US
[patent_app_date] => 2018-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12142
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16202496
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/202496 | Methods of manufacturing integrated circuits using isotropic and anisotropic etching processes | Nov 27, 2018 | Issued |
Array
(
[id] => 16308922
[patent_doc_number] => 10777733
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-15
[patent_title] => Method and apparatus for manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/202954
[patent_app_country] => US
[patent_app_date] => 2018-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 4927
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16202954
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/202954 | Method and apparatus for manufacturing semiconductor device | Nov 27, 2018 | Issued |
Array
(
[id] => 16409926
[patent_doc_number] => 10818490
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-27
[patent_title] => Controlled growth of thin silicon oxide film at low temperature
[patent_app_type] => utility
[patent_app_number] => 16/201095
[patent_app_country] => US
[patent_app_date] => 2018-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5376
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16201095
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/201095 | Controlled growth of thin silicon oxide film at low temperature | Nov 26, 2018 | Issued |
Array
(
[id] => 14163895
[patent_doc_number] => 20190109050
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-11
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/200670
[patent_app_country] => US
[patent_app_date] => 2018-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2414
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16200670
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/200670 | Semiconductor device | Nov 26, 2018 | Issued |
Array
(
[id] => 19679320
[patent_doc_number] => 12191192
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-07
[patent_title] => Method of forming engineered wafers
[patent_app_type] => utility
[patent_app_number] => 16/201821
[patent_app_country] => US
[patent_app_date] => 2018-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6739
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16201821
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/201821 | Method of forming engineered wafers | Nov 26, 2018 | Issued |