
Marcus Smith
Examiner (ID: 7124, Phone: (571)270-1096 , Office: P/2467 )
| Most Active Art Unit | 2467 |
| Art Unit(s) | 2616, 2468, 2419, 2467, 2619 |
| Total Applications | 664 |
| Issued Applications | 499 |
| Pending Applications | 20 |
| Abandoned Applications | 148 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10557143
[patent_doc_number] => 09281348
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-08
[patent_title] => 'Display panel and fabricating method thereof'
[patent_app_type] => utility
[patent_app_number] => 14/363229
[patent_app_country] => US
[patent_app_date] => 2013-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 4672
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 340
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14363229
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/363229 | Display panel and fabricating method thereof | Dec 9, 2013 | Issued |
Array
(
[id] => 10086237
[patent_doc_number] => 09123590
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-01
[patent_title] => 'Array substrate, display device and method for fabricating array substrate'
[patent_app_type] => utility
[patent_app_number] => 14/235324
[patent_app_country] => US
[patent_app_date] => 2013-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3088
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14235324
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/235324 | Array substrate, display device and method for fabricating array substrate | Dec 5, 2013 | Issued |
Array
(
[id] => 9370396
[patent_doc_number] => 20140080269
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-20
[patent_title] => 'FABRICATING PHOTONICS DEVICES FULLY INTEGRATED INTO A CMOS MANUFACTURING PROCESS'
[patent_app_type] => utility
[patent_app_number] => 14/085752
[patent_app_country] => US
[patent_app_date] => 2013-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 4905
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14085752
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/085752 | Fabricating photonics devices fully integrated into a CMOS manufacturing process | Nov 19, 2013 | Issued |
Array
(
[id] => 9370395
[patent_doc_number] => 20140080268
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-20
[patent_title] => 'FABRICATING PHOTONICS DEVICES FULLY INTEGRATED INTO A CMOS MANUFACTURING PROCESS'
[patent_app_type] => utility
[patent_app_number] => 14/085748
[patent_app_country] => US
[patent_app_date] => 2013-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 4210
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14085748
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/085748 | Fabricating photonics devices fully integrated into a CMOS manufacturing process | Nov 19, 2013 | Issued |
Array
(
[id] => 10363032
[patent_doc_number] => 20150248038
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-03
[patent_title] => 'COLOR FILTER ARRAY SUBSTRATE, METHOD FOR FABRICATING THE SAME AND DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/348220
[patent_app_country] => US
[patent_app_date] => 2013-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5096
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14348220
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/348220 | Color filter array substrate, method for fabricating the same and display device | Nov 18, 2013 | Issued |
Array
(
[id] => 9363213
[patent_doc_number] => 20140073086
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-13
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/083485
[patent_app_country] => US
[patent_app_date] => 2013-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 50
[patent_figures_cnt] => 50
[patent_no_of_words] => 45104
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14083485
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/083485 | Method for manufacturing semiconductor device | Nov 18, 2013 | Issued |
Array
(
[id] => 10118570
[patent_doc_number] => 09153458
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-06
[patent_title] => 'Methods of forming a pattern on a substrate'
[patent_app_type] => utility
[patent_app_number] => 14/064261
[patent_app_country] => US
[patent_app_date] => 2013-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 52
[patent_no_of_words] => 5224
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14064261
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/064261 | Methods of forming a pattern on a substrate | Oct 27, 2013 | Issued |
Array
(
[id] => 9418787
[patent_doc_number] => 20140103437
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-17
[patent_title] => 'Random Doping Fluctuation Resistant FinFET'
[patent_app_type] => utility
[patent_app_number] => 14/051163
[patent_app_country] => US
[patent_app_date] => 2013-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4093
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14051163
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/051163 | Random Doping Fluctuation Resistant FinFET | Oct 9, 2013 | Abandoned |
Array
(
[id] => 9406270
[patent_doc_number] => 20140097522
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-10
[patent_title] => 'METHODS AND APPARATUS FOR IDENTIFYING AND REDUCING SEMICONDUCTOR FAILURES'
[patent_app_type] => utility
[patent_app_number] => 14/051149
[patent_app_country] => US
[patent_app_date] => 2013-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 5298
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14051149
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/051149 | Methods and apparatus for identifying and reducing semiconductor failures | Oct 9, 2013 | Issued |
Array
(
[id] => 10964615
[patent_doc_number] => 20140367646
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-18
[patent_title] => 'ORGANIC LIGHT-EMITTING DISPLAY APPARATUS HAVING A MIRROR FUNCTION'
[patent_app_type] => utility
[patent_app_number] => 14/051106
[patent_app_country] => US
[patent_app_date] => 2013-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5933
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14051106
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/051106 | Organic light-emitting display apparatus having a mirror function | Oct 9, 2013 | Issued |
Array
(
[id] => 11279975
[patent_doc_number] => 09496459
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-15
[patent_title] => 'Semiconductor light emitting element and light emitting device'
[patent_app_type] => utility
[patent_app_number] => 14/051100
[patent_app_country] => US
[patent_app_date] => 2013-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 17
[patent_no_of_words] => 12926
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 339
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14051100
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/051100 | Semiconductor light emitting element and light emitting device | Oct 9, 2013 | Issued |
Array
(
[id] => 9280909
[patent_doc_number] => 20140030877
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-30
[patent_title] => 'PROCESS TO DISSOLVE THE OXIDE LAYER IN THE PERIPHERAL RING OF A STRUCTURE OF SEMICONDUCTOR-ON-INSULATOR TYPE'
[patent_app_type] => utility
[patent_app_number] => 14/044846
[patent_app_country] => US
[patent_app_date] => 2013-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4909
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14044846
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/044846 | Process to dissolve the oxide layer in the peripheral ring of a structure of semiconductor-on-insulator type | Oct 1, 2013 | Issued |
Array
(
[id] => 9380024
[patent_doc_number] => 20140083505
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-27
[patent_title] => 'VARYING CADMIUM TELLURIDE GROWTH TEMPERATURE DURING DEPOSITION TO INCREASE SOLAR CELL RELIABILITY'
[patent_app_type] => utility
[patent_app_number] => 14/036229
[patent_app_country] => US
[patent_app_date] => 2013-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9051
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14036229
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/036229 | Varying cadmium telluride growth temperature during deposition to increase solar cell reliability | Sep 24, 2013 | Issued |
Array
(
[id] => 10395013
[patent_doc_number] => 20150280020
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-01
[patent_title] => 'Method of passivating a silicon substrate for use in a photovoltaic device'
[patent_app_type] => utility
[patent_app_number] => 14/430556
[patent_app_country] => US
[patent_app_date] => 2013-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8745
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14430556
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/430556 | Method of passivating a silicon substrate for use in a photovoltaic device | Sep 23, 2013 | Issued |
Array
(
[id] => 10426333
[patent_doc_number] => 20150311344
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-29
[patent_title] => 'THIN-FILM FIELD EFFECT TRANSISTOR, DRIVING METHOD THEREOF, ARRAY SUBSTRATE, DISPLAY DEVICE, AND ELECTRONIC PRODUCT'
[patent_app_type] => utility
[patent_app_number] => 14/241558
[patent_app_country] => US
[patent_app_date] => 2013-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6759
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14241558
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/241558 | Thin-film field effect transistor, driving method thereof, array substrate, display device, and electronic product | Aug 4, 2013 | Issued |
Array
(
[id] => 14333489
[patent_doc_number] => 10297775
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-21
[patent_title] => Organic optoelectronics with electrode buffer layers
[patent_app_type] => utility
[patent_app_number] => 14/417893
[patent_app_country] => US
[patent_app_date] => 2013-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 8332
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14417893
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/417893 | Organic optoelectronics with electrode buffer layers | Jul 30, 2013 | Issued |
Array
(
[id] => 10747600
[patent_doc_number] => 20160093751
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-31
[patent_title] => 'SILICON SOLAR CELL WITH FRONT ELECTRODES COVERED BY THIN FILM AND PROCESS FOR MANUFACTURING SAME'
[patent_app_type] => utility
[patent_app_number] => 14/894729
[patent_app_country] => US
[patent_app_date] => 2013-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2064
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14894729
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/894729 | SILICON SOLAR CELL WITH FRONT ELECTRODES COVERED BY THIN FILM AND PROCESS FOR MANUFACTURING SAME | Jul 29, 2013 | Abandoned |
Array
(
[id] => 10410084
[patent_doc_number] => 20150295094
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-15
[patent_title] => 'THIN FILM TRANSISTOR, MANUFACTURING METHOD THEREOF, ARRAY SUBSTRATE AND DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/342234
[patent_app_country] => US
[patent_app_date] => 2013-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3530
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14342234
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/342234 | THIN FILM TRANSISTOR, MANUFACTURING METHOD THEREOF, ARRAY SUBSTRATE AND DISPLAY DEVICE | Jul 28, 2013 | Abandoned |
Array
(
[id] => 9121517
[patent_doc_number] => 20130288439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-31
[patent_title] => 'Zener Diode Structure and Process'
[patent_app_type] => utility
[patent_app_number] => 13/924115
[patent_app_country] => US
[patent_app_date] => 2013-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3899
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13924115
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/924115 | Zener diode structure and process | Jun 20, 2013 | Issued |
Array
(
[id] => 9158690
[patent_doc_number] => 20130306967
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-21
[patent_title] => 'ADJUSTING CONFIGURATION OF A MULTIPLE GATE TRANSISTOR BY CONTROLLING INDIVIDUAL FINS'
[patent_app_type] => utility
[patent_app_number] => 13/869162
[patent_app_country] => US
[patent_app_date] => 2013-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9010
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13869162
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/869162 | Adjusting configuration of a multiple gate transistor by controlling individual fins | Apr 23, 2013 | Issued |