
Marcus Smith
Examiner (ID: 7124, Phone: (571)270-1096 , Office: P/2467 )
| Most Active Art Unit | 2467 |
| Art Unit(s) | 2616, 2468, 2419, 2467, 2619 |
| Total Applications | 664 |
| Issued Applications | 499 |
| Pending Applications | 20 |
| Abandoned Applications | 148 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6192972
[patent_doc_number] => 20110024726
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-03
[patent_title] => 'ORGANIC LIGHT EMITTING DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/647938
[patent_app_country] => US
[patent_app_date] => 2009-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6413
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0024/20110024726.pdf
[firstpage_image] =>[orig_patent_app_number] => 12647938
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/647938 | ORGANIC LIGHT EMITTING DISPLAY DEVICE | Dec 27, 2009 | Abandoned |
Array
(
[id] => 6153495
[patent_doc_number] => 20110156146
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-30
[patent_title] => 'eFUSE ENABLEMENT WITH THIN POLYSILICON OR AMORPHOUS-SILICON GATE-STACK FOR HKMG CMOS'
[patent_app_type] => utility
[patent_app_number] => 12/647888
[patent_app_country] => US
[patent_app_date] => 2009-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3003
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0156/20110156146.pdf
[firstpage_image] =>[orig_patent_app_number] => 12647888
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/647888 | eFUSE enablement with thin polysilicon or amorphous-silicon gate-stack for HKMG CMOS | Dec 27, 2009 | Issued |
Array
(
[id] => 10831879
[patent_doc_number] => 08860052
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-14
[patent_title] => 'Light emitting device'
[patent_app_type] => utility
[patent_app_number] => 12/648118
[patent_app_country] => US
[patent_app_date] => 2009-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 5205
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12648118
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/648118 | Light emitting device | Dec 27, 2009 | Issued |
Array
(
[id] => 8457961
[patent_doc_number] => 08293627
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-23
[patent_title] => 'Method for manufacturing a mono-crystalline semiconductor layer on a substrate'
[patent_app_type] => utility
[patent_app_number] => 12/643619
[patent_app_country] => US
[patent_app_date] => 2009-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3432
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12643619
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/643619 | Method for manufacturing a mono-crystalline semiconductor layer on a substrate | Dec 20, 2009 | Issued |
Array
(
[id] => 5971153
[patent_doc_number] => 20110151635
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-23
[patent_title] => 'HIGH TEMPERATURE GATE REPLACEMENT PROCESS'
[patent_app_type] => utility
[patent_app_number] => 12/643279
[patent_app_country] => US
[patent_app_date] => 2009-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4203
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0151/20110151635.pdf
[firstpage_image] =>[orig_patent_app_number] => 12643279
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/643279 | High temperature gate replacement process | Dec 20, 2009 | Issued |
Array
(
[id] => 6285969
[patent_doc_number] => 20100157583
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-24
[patent_title] => 'LED DEVICE AND LED LIGHTING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 12/642810
[patent_app_country] => US
[patent_app_date] => 2009-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9188
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0157/20100157583.pdf
[firstpage_image] =>[orig_patent_app_number] => 12642810
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/642810 | LED device and LED lighting apparatus | Dec 18, 2009 | Issued |
Array
(
[id] => 6418897
[patent_doc_number] => 20100167455
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-01
[patent_title] => 'METHOD FOR FABRICATION OF CMOS IMAGE SENSOR'
[patent_app_type] => utility
[patent_app_number] => 12/642049
[patent_app_country] => US
[patent_app_date] => 2009-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1686
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0167/20100167455.pdf
[firstpage_image] =>[orig_patent_app_number] => 12642049
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/642049 | METHOD FOR FABRICATION OF CMOS IMAGE SENSOR | Dec 17, 2009 | Abandoned |
Array
(
[id] => 5971142
[patent_doc_number] => 20110151627
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-23
[patent_title] => 'OVERCOMING LAMINATE WARPAGE AND MISALIGNMENT IN FLIP-CHIP PACKAGES'
[patent_app_type] => utility
[patent_app_number] => 12/642479
[patent_app_country] => US
[patent_app_date] => 2009-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9987
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0151/20110151627.pdf
[firstpage_image] =>[orig_patent_app_number] => 12642479
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/642479 | Overcoming laminate warpage and misalignment in flip-chip packages | Dec 17, 2009 | Issued |
Array
(
[id] => 6090899
[patent_doc_number] => 20110001210
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-06
[patent_title] => 'FUSE PART IN SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/640350
[patent_app_country] => US
[patent_app_date] => 2009-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4791
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20110001210.pdf
[firstpage_image] =>[orig_patent_app_number] => 12640350
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/640350 | FUSE PART IN SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME | Dec 16, 2009 | Abandoned |
Array
(
[id] => 6470823
[patent_doc_number] => 20100207203
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-08-19
[patent_title] => 'SEMICONDUCTOR DEVICE WITH BURIED GATE AND METHOD FOR FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/640265
[patent_app_country] => US
[patent_app_date] => 2009-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 11239
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0207/20100207203.pdf
[firstpage_image] =>[orig_patent_app_number] => 12640265
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/640265 | Semiconductor device with buried gate and method for fabricating the same | Dec 16, 2009 | Issued |
Array
(
[id] => 5971109
[patent_doc_number] => 20110151616
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-23
[patent_title] => 'MBE GROWTH TECHNIQUE FOR GROUP II-VI INVERTED MULTIJUNCTION SOLAR CELLS'
[patent_app_type] => utility
[patent_app_number] => 12/641049
[patent_app_country] => US
[patent_app_date] => 2009-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3716
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0151/20110151616.pdf
[firstpage_image] =>[orig_patent_app_number] => 12641049
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/641049 | MBE growth technique for group II-VI inverted multijunction solar cells | Dec 16, 2009 | Issued |
Array
(
[id] => 7811236
[patent_doc_number] => 08133766
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-03-13
[patent_title] => 'Fuse of semiconductor device and method of forming the same'
[patent_app_type] => utility
[patent_app_number] => 12/640311
[patent_app_country] => US
[patent_app_date] => 2009-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 2271
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/133/08133766.pdf
[firstpage_image] =>[orig_patent_app_number] => 12640311
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/640311 | Fuse of semiconductor device and method of forming the same | Dec 16, 2009 | Issued |
Array
(
[id] => 9184355
[patent_doc_number] => 08624293
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-01-07
[patent_title] => 'Carbon/tunneling-barrier/carbon diode'
[patent_app_type] => utility
[patent_app_number] => 12/639840
[patent_app_country] => US
[patent_app_date] => 2009-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 23
[patent_no_of_words] => 9120
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12639840
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/639840 | Carbon/tunneling-barrier/carbon diode | Dec 15, 2009 | Issued |
Array
(
[id] => 9937966
[patent_doc_number] => 08987778
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-03-24
[patent_title] => 'On-chip electrostatic discharge protection for a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/639852
[patent_app_country] => US
[patent_app_date] => 2009-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4539
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12639852
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/639852 | On-chip electrostatic discharge protection for a semiconductor device | Dec 15, 2009 | Issued |
Array
(
[id] => 6579620
[patent_doc_number] => 20100097089
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-22
[patent_title] => 'Test Handler and Loading Method Thereof'
[patent_app_type] => utility
[patent_app_number] => 12/634900
[patent_app_country] => US
[patent_app_date] => 2009-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5066
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0097/20100097089.pdf
[firstpage_image] =>[orig_patent_app_number] => 12634900
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/634900 | Test handler and loading method thereof | Dec 9, 2009 | Issued |
Array
(
[id] => 9074849
[patent_doc_number] => 08552429
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-08
[patent_title] => 'Proximity charge sensing for semiconductor detectors'
[patent_app_type] => utility
[patent_app_number] => 12/604173
[patent_app_country] => US
[patent_app_date] => 2009-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3785
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12604173
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/604173 | Proximity charge sensing for semiconductor detectors | Oct 21, 2009 | Issued |
Array
(
[id] => 6057669
[patent_doc_number] => 20110197965
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-18
[patent_title] => 'SOLAR CELLS AND METHOD OF MANUFACTURING THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/123532
[patent_app_country] => US
[patent_app_date] => 2009-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 11938
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0197/20110197965.pdf
[firstpage_image] =>[orig_patent_app_number] => 13123532
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/123532 | Solar cells and method of manufacturing thereof | Oct 11, 2009 | Issued |
Array
(
[id] => 5972591
[patent_doc_number] => 20110068369
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-24
[patent_title] => 'METAL GATE AND HIGH-K DIELECTRIC DEVICES WITH PFET CHANNEL SiGe'
[patent_app_type] => utility
[patent_app_number] => 12/563032
[patent_app_country] => US
[patent_app_date] => 2009-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4016
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0068/20110068369.pdf
[firstpage_image] =>[orig_patent_app_number] => 12563032
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/563032 | Metal gate and high-K dielectric devices with PFET channel SiGe | Sep 17, 2009 | Issued |
Array
(
[id] => 4625003
[patent_doc_number] => 08004305
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-23
[patent_title] => 'Electronic circuit for measurement of transistor variability and the like'
[patent_app_type] => utility
[patent_app_number] => 12/542184
[patent_app_country] => US
[patent_app_date] => 2009-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6300
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/004/08004305.pdf
[firstpage_image] =>[orig_patent_app_number] => 12542184
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/542184 | Electronic circuit for measurement of transistor variability and the like | Aug 16, 2009 | Issued |
Array
(
[id] => 8784620
[patent_doc_number] => 08431463
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-30
[patent_title] => 'Capacitor contact formed concurrently with bond pad metallization'
[patent_app_type] => utility
[patent_app_number] => 12/538530
[patent_app_country] => US
[patent_app_date] => 2009-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 1831
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 27
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12538530
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/538530 | Capacitor contact formed concurrently with bond pad metallization | Aug 9, 2009 | Issued |