
Marcus Smith
Examiner (ID: 7124, Phone: (571)270-1096 , Office: P/2467 )
| Most Active Art Unit | 2467 |
| Art Unit(s) | 2616, 2468, 2419, 2467, 2619 |
| Total Applications | 664 |
| Issued Applications | 499 |
| Pending Applications | 20 |
| Abandoned Applications | 148 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 151244
[patent_doc_number] => 07682845
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-23
[patent_title] => 'Methods for calibrating a process for growing an epitaxial silicon film and methods for growing an epitaxial silicon film'
[patent_app_type] => utility
[patent_app_number] => 11/964935
[patent_app_country] => US
[patent_app_date] => 2007-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3909
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/682/07682845.pdf
[firstpage_image] =>[orig_patent_app_number] => 11964935
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/964935 | Methods for calibrating a process for growing an epitaxial silicon film and methods for growing an epitaxial silicon film | Dec 26, 2007 | Issued |
Array
(
[id] => 8808354
[patent_doc_number] => 08446008
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-21
[patent_title] => 'Semiconductor device bonding with stress relief connection pads'
[patent_app_type] => utility
[patent_app_number] => 12/311027
[patent_app_country] => US
[patent_app_date] => 2007-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 35
[patent_no_of_words] => 8929
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 280
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12311027
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/311027 | Semiconductor device bonding with stress relief connection pads | Dec 19, 2007 | Issued |
Array
(
[id] => 4913483
[patent_doc_number] => 20080094082
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-24
[patent_title] => 'Die Infrared Transceiver Bus'
[patent_app_type] => utility
[patent_app_number] => 11/958533
[patent_app_country] => US
[patent_app_date] => 2007-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4799
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0094/20080094082.pdf
[firstpage_image] =>[orig_patent_app_number] => 11958533
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/958533 | Die Infrared Transceiver Bus | Dec 17, 2007 | Abandoned |
Array
(
[id] => 163102
[patent_doc_number] => 07671362
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-02
[patent_title] => 'Test structure for determining optimal seed and liner layer thicknesses for dual damascene processing'
[patent_app_type] => utility
[patent_app_number] => 11/953568
[patent_app_country] => US
[patent_app_date] => 2007-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 3513
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/671/07671362.pdf
[firstpage_image] =>[orig_patent_app_number] => 11953568
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/953568 | Test structure for determining optimal seed and liner layer thicknesses for dual damascene processing | Dec 9, 2007 | Issued |
Array
(
[id] => 14790
[patent_doc_number] => 07808229
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-05
[patent_title] => 'Magnetic device and frequency analyzer'
[patent_app_type] => utility
[patent_app_number] => 12/000171
[patent_app_country] => US
[patent_app_date] => 2007-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5429
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 308
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/808/07808229.pdf
[firstpage_image] =>[orig_patent_app_number] => 12000171
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/000171 | Magnetic device and frequency analyzer | Dec 9, 2007 | Issued |
Array
(
[id] => 5420800
[patent_doc_number] => 20090147255
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-11
[patent_title] => 'METHOD FOR TESTING A SEMICONDUCTOR DEVICE AND A SEMICONDUCTOR DEVICE TESTING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 11/952210
[patent_app_country] => US
[patent_app_date] => 2007-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3536
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0147/20090147255.pdf
[firstpage_image] =>[orig_patent_app_number] => 11952210
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/952210 | METHOD FOR TESTING A SEMICONDUCTOR DEVICE AND A SEMICONDUCTOR DEVICE TESTING SYSTEM | Dec 6, 2007 | Abandoned |
Array
(
[id] => 5420187
[patent_doc_number] => 20090146642
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-11
[patent_title] => 'Instrumentation Device and Interface Combining Multiple Elements'
[patent_app_type] => utility
[patent_app_number] => 11/952175
[patent_app_country] => US
[patent_app_date] => 2007-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3681
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0146/20090146642.pdf
[firstpage_image] =>[orig_patent_app_number] => 11952175
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/952175 | Instrumentation device and interface combining multiple elements | Dec 6, 2007 | Issued |
Array
(
[id] => 6467454
[patent_doc_number] => 20100007363
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-14
[patent_title] => 'SYSTEM AND METHOD FOR DETERMINING IN-LINE INTERFACIAL OXIDE CONTACT RESISTANCE'
[patent_app_type] => utility
[patent_app_number] => 11/949245
[patent_app_country] => US
[patent_app_date] => 2007-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3989
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20100007363.pdf
[firstpage_image] =>[orig_patent_app_number] => 11949245
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/949245 | SYSTEM AND METHOD FOR DETERMINING IN-LINE INTERFACIAL OXIDE CONTACT RESISTANCE | Dec 2, 2007 | Abandoned |
Array
(
[id] => 4752588
[patent_doc_number] => 20080160663
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-03
[patent_title] => 'METHOD FOR MANUFACTURING OF CMOS IMAGE SENSOR'
[patent_app_type] => utility
[patent_app_number] => 11/948796
[patent_app_country] => US
[patent_app_date] => 2007-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1842
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0160/20080160663.pdf
[firstpage_image] =>[orig_patent_app_number] => 11948796
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/948796 | METHOD FOR MANUFACTURING OF CMOS IMAGE SENSOR | Nov 29, 2007 | Abandoned |
Array
(
[id] => 4568130
[patent_doc_number] => 07858402
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-12-28
[patent_title] => 'Integrated circuit package having reversible ESD protection'
[patent_app_type] => utility
[patent_app_number] => 11/946509
[patent_app_country] => US
[patent_app_date] => 2007-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 5847
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/858/07858402.pdf
[firstpage_image] =>[orig_patent_app_number] => 11946509
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/946509 | Integrated circuit package having reversible ESD protection | Nov 27, 2007 | Issued |
Array
(
[id] => 4864306
[patent_doc_number] => 20080143365
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-19
[patent_title] => 'PROBE STATION AND METHOD FOR MEASUREMENTS OF SEMICONDUCTOR DEVICES UNDER DEFINED ATMOSPHERE'
[patent_app_type] => utility
[patent_app_number] => 11/943975
[patent_app_country] => US
[patent_app_date] => 2007-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3278
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0143/20080143365.pdf
[firstpage_image] =>[orig_patent_app_number] => 11943975
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/943975 | Probe station and method for measurements of semiconductor devices under defined atmosphere | Nov 20, 2007 | Issued |
Array
(
[id] => 4960148
[patent_doc_number] => 20080274573
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-06
[patent_title] => 'Method of fabricating linear cascade high-speed green light emitting diode'
[patent_app_type] => utility
[patent_app_number] => 11/984335
[patent_app_country] => US
[patent_app_date] => 2007-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 2421
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0274/20080274573.pdf
[firstpage_image] =>[orig_patent_app_number] => 11984335
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/984335 | Method of fabricating linear cascade high-speed green light emitting diode | Nov 15, 2007 | Issued |
Array
(
[id] => 4899387
[patent_doc_number] => 20080119001
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-22
[patent_title] => 'SUBSTRATE CONTACT FOR A MEMS DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/941045
[patent_app_country] => US
[patent_app_date] => 2007-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 6296
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20080119001.pdf
[firstpage_image] =>[orig_patent_app_number] => 11941045
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/941045 | SUBSTRATE CONTACT FOR A MEMS DEVICE | Nov 14, 2007 | Abandoned |
Array
(
[id] => 4820812
[patent_doc_number] => 20080122082
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-29
[patent_title] => 'SEMICONDUCTOR DEVICE AND SEMICONDUCTOR PACKAGE CONTAINING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/939734
[patent_app_country] => US
[patent_app_date] => 2007-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3092
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0122/20080122082.pdf
[firstpage_image] =>[orig_patent_app_number] => 11939734
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/939734 | SEMICONDUCTOR DEVICE AND SEMICONDUCTOR PACKAGE CONTAINING THE SAME | Nov 13, 2007 | Abandoned |
Array
(
[id] => 4765155
[patent_doc_number] => 20080176366
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-24
[patent_title] => 'Method for fabricating AIGaN/GaN-HEMT using selective regrowth'
[patent_app_type] => utility
[patent_app_number] => 11/984015
[patent_app_country] => US
[patent_app_date] => 2007-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7179
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0176/20080176366.pdf
[firstpage_image] =>[orig_patent_app_number] => 11984015
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/984015 | Method for fabricating AIGaN/GaN-HEMT using selective regrowth | Nov 12, 2007 | Abandoned |
Array
(
[id] => 8458479
[patent_doc_number] => 08294149
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-23
[patent_title] => 'Test structure and methodology for three-dimensional semiconductor structures'
[patent_app_type] => utility
[patent_app_number] => 11/935724
[patent_app_country] => US
[patent_app_date] => 2007-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 46
[patent_figures_cnt] => 46
[patent_no_of_words] => 8189
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11935724
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/935724 | Test structure and methodology for three-dimensional semiconductor structures | Nov 5, 2007 | Issued |
Array
(
[id] => 7522987
[patent_doc_number] => 08026143
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-09-27
[patent_title] => 'Semiconductor element and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/933935
[patent_app_country] => US
[patent_app_date] => 2007-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 16
[patent_no_of_words] => 6791
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 332
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/026/08026143.pdf
[firstpage_image] =>[orig_patent_app_number] => 11933935
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/933935 | Semiconductor element and manufacturing method thereof | Oct 31, 2007 | Issued |
Array
(
[id] => 315356
[patent_doc_number] => 07525329
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-04-28
[patent_title] => 'Electrical connecting apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/929005
[patent_app_country] => US
[patent_app_date] => 2007-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4710
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 371
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/525/07525329.pdf
[firstpage_image] =>[orig_patent_app_number] => 11929005
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/929005 | Electrical connecting apparatus | Oct 29, 2007 | Issued |
Array
(
[id] => 5585516
[patent_doc_number] => 20090104718
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-23
[patent_title] => 'Method of magnetic tunneling layer processes for spin-transfer torque MRAM'
[patent_app_type] => utility
[patent_app_number] => 11/975045
[patent_app_country] => US
[patent_app_date] => 2007-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8090
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20090104718.pdf
[firstpage_image] =>[orig_patent_app_number] => 11975045
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/975045 | Method of magnetic tunneling layer processes for spin-transfer torque MRAM | Oct 16, 2007 | Issued |
Array
(
[id] => 197839
[patent_doc_number] => 07639030
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-12-29
[patent_title] => 'Creating a jet impingement pattern for a thermal control system'
[patent_app_type] => utility
[patent_app_number] => 11/974613
[patent_app_country] => US
[patent_app_date] => 2007-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 2369
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/639/07639030.pdf
[firstpage_image] =>[orig_patent_app_number] => 11974613
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/974613 | Creating a jet impingement pattern for a thermal control system | Oct 14, 2007 | Issued |