Marcus Smith

Array ( [id] => 4922010 [patent_doc_number] => 20080070325 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-20 [patent_title] => 'Double-Masking Technique for Increasing Fabrication Yield in Superconducting Electronics' [patent_app_type] => utility [patent_app_number] => 11/616382 [patent_app_country] => US [patent_app_date] => 2006-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 2895 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0070/20080070325.pdf [firstpage_image] =>[orig_patent_app_number] => 11616382 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 162237 [patent_doc_number] => 07670863 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-02 [patent_title] => 'Method of fabricating complementary metal oxide silicon image sensor' [patent_app_type] => utility [patent_app_number] => 11/646805 [patent_app_country] => US [patent_app_date] => 2006-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 17 [patent_no_of_words] => 2091 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/670/07670863.pdf [firstpage_image] =>[orig_patent_app_number] => 11646805 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5014477 [patent_doc_number] => 20070257685 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-08 [patent_title] => 'Probe and probe card' [patent_app_type] => utility [patent_app_number] => 11/646143 [patent_app_country] => US [patent_app_date] => 2006-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4136 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0257/20070257685.pdf [firstpage_image] =>[orig_patent_app_number] => 11646143 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 169566 [patent_doc_number] => 07667246 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-02-23 [patent_title] => 'Field programmable gate array (FPGA) multi-parallel structure' [patent_app_type] => utility [patent_app_number] => 11/644835 [patent_app_country] => US [patent_app_date] => 2006-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 4762 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 196 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/667/07667246.pdf [firstpage_image] =>[orig_patent_app_number] => 11644835 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5020025 [patent_doc_number] => 20070145991 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-28 [patent_title] => 'Inspection unit' [patent_app_type] => utility [patent_app_number] => 11/644974 [patent_app_country] => US [patent_app_date] => 2006-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5696 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0145/20070145991.pdf [firstpage_image] =>[orig_patent_app_number] => 11644974 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5022904 [patent_doc_number] => 20070148870 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-28 [patent_title] => 'Method for forming common source line in NOR-type flash memory device' [patent_app_type] => utility [patent_app_number] => 11/646091 [patent_app_country] => US [patent_app_date] => 2006-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2494 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0148/20070148870.pdf [firstpage_image] =>[orig_patent_app_number] => 11646091 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5117319 [patent_doc_number] => 20070139033 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-21 [patent_title] => 'Active energy meter replaces wallplate used to seal single or multiple gang toggle device switch or duplex device receptacle' [patent_app_type] => utility [patent_app_number] => 11/642306 [patent_app_country] => US [patent_app_date] => 2006-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 516 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0139/20070139033.pdf [firstpage_image] =>[orig_patent_app_number] => 11642306 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4864298 [patent_doc_number] => 20080143357 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-19 [patent_title] => 'HIGH POWER COBRA INTERPOSER WTIH INTEGRATED GUARD PLATE' [patent_app_type] => utility [patent_app_number] => 11/610139 [patent_app_country] => US [patent_app_date] => 2006-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2011 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0143/20080143357.pdf [firstpage_image] =>[orig_patent_app_number] => 11610139 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5002988 [patent_doc_number] => 20070200555 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-30 [patent_title] => 'CONTACT PUSHER, CONTACT ARM, AND ELECTRONIC DEVICE TEST APPARATUS' [patent_app_type] => utility [patent_app_number] => 11/610043 [patent_app_country] => US [patent_app_date] => 2006-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 7271 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0200/20070200555.pdf [firstpage_image] =>[orig_patent_app_number] => 11610043 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4833115 [patent_doc_number] => 20080131662 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-05 [patent_title] => 'Alignment of a cap to a MEMS wafer' [patent_app_type] => utility [patent_app_number] => 11/633905 [patent_app_country] => US [patent_app_date] => 2006-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3064 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0131/20080131662.pdf [firstpage_image] =>[orig_patent_app_number] => 11633905 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4003 [patent_doc_number] => 07816164 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-10-19 [patent_title] => 'MEMS processing' [patent_app_type] => utility [patent_app_number] => 11/566172 [patent_app_country] => US [patent_app_date] => 2006-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 18 [patent_no_of_words] => 8716 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/816/07816164.pdf [firstpage_image] =>[orig_patent_app_number] => 11566172 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5116752 [patent_doc_number] => 20070138466 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-21 [patent_title] => 'Apparatus for testing a semiconductor module' [patent_app_type] => utility [patent_app_number] => 11/604822 [patent_app_country] => US [patent_app_date] => 2006-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4447 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0138/20070138466.pdf [firstpage_image] =>[orig_patent_app_number] => 11604822 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5079767 [patent_doc_number] => 20070122991 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-31 [patent_title] => 'RESISTOR ELEMENT AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 11/561643 [patent_app_country] => US [patent_app_date] => 2006-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 4975 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0122/20070122991.pdf [firstpage_image] =>[orig_patent_app_number] => 11561643 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4899398 [patent_doc_number] => 20080119012 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-22 [patent_title] => 'Mold array process for chip encapsulation and substrate strip utilized' [patent_app_type] => utility [patent_app_number] => 11/600925 [patent_app_country] => US [patent_app_date] => 2006-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 2578 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0119/20080119012.pdf [firstpage_image] =>[orig_patent_app_number] => 11600925 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4897297 [patent_doc_number] => 20080116910 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-22 [patent_title] => 'Apparatus for mass die testing' [patent_app_type] => utility [patent_app_number] => 11/600973 [patent_app_country] => US [patent_app_date] => 2006-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3203 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0116/20080116910.pdf [firstpage_image] =>[orig_patent_app_number] => 11600973 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5113023 [patent_doc_number] => 20070196938 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-23 [patent_title] => 'Nitride semiconductor device and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 11/594915 [patent_app_country] => US [patent_app_date] => 2006-11-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4413 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0196/20070196938.pdf [firstpage_image] =>[orig_patent_app_number] => 11594915 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7689398 [patent_doc_number] => 20070105300 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-10 [patent_title] => 'Semiconductor substrate and method for manufacturing semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/595641 [patent_app_country] => US [patent_app_date] => 2006-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 3994 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0105/20070105300.pdf [firstpage_image] =>[orig_patent_app_number] => 11595641 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4963434 [patent_doc_number] => 20080106254 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-08 [patent_title] => 'Split Rogowski coil current measuring device and methods' [patent_app_type] => utility [patent_app_number] => 11/593240 [patent_app_country] => US [patent_app_date] => 2006-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3959 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0106/20080106254.pdf [firstpage_image] =>[orig_patent_app_number] => 11593240 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5175182 [patent_doc_number] => 20070176240 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-02 [patent_title] => 'WAFER LEVEL PACKAGE HAVING FLOATED METAL LINE AND METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 11/556931 [patent_app_country] => US [patent_app_date] => 2006-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3372 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0176/20070176240.pdf [firstpage_image] =>[orig_patent_app_number] => 11556931 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5253464 [patent_doc_number] => 20070134920 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-14 [patent_title] => 'CU WIRING FORMATION METHOD' [patent_app_type] => utility [patent_app_number] => 11/556382 [patent_app_country] => US [patent_app_date] => 2006-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 6498 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0134/20070134920.pdf [firstpage_image] =>[orig_patent_app_number] => 11556382 [rel_patent_id] =>[rel_patent_doc_number] =>)