| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 20337853
[patent_doc_number] => 20250341973
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-06
[patent_title] => RECOVERY METHOD, STORAGE DEVICE, AND COMPUTING SYSTEM
[patent_app_type] => utility
[patent_app_number] => 19/269187
[patent_app_country] => US
[patent_app_date] => 2025-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8957
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19269187
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/269187 | RECOVERY METHOD, STORAGE DEVICE, AND COMPUTING SYSTEM | Jul 14, 2025 | Pending |
Array
(
[id] => 20292248
[patent_doc_number] => 20250317491
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-09
[patent_title] => UTILIZING DATA PROCESSING UNITS TO OPTIMIZE PERFORMANCE OF AN ARTIFICAL INTELLIGENCE STORAGE SYSTEM
[patent_app_type] => utility
[patent_app_number] => 19/242159
[patent_app_country] => US
[patent_app_date] => 2025-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 35032
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19242159
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/242159 | UTILIZING DATA PROCESSING UNITS TO OPTIMIZE PERFORMANCE OF AN ARTIFICAL INTELLIGENCE STORAGE SYSTEM | Jun 17, 2025 | Pending |
Array
(
[id] => 20281539
[patent_doc_number] => 20250306781
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-02
[patent_title] => ON-DEMAND ACTIVATION OF MEMORY PATH DURING SLEEP OR ACTIVE MODES
[patent_app_type] => utility
[patent_app_number] => 19/232398
[patent_app_country] => US
[patent_app_date] => 2025-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5020
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19232398
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/232398 | ON-DEMAND ACTIVATION OF MEMORY PATH DURING SLEEP OR ACTIVE MODES | Jun 8, 2025 | Pending |
Array
(
[id] => 20181231
[patent_doc_number] => 20250265189
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-21
[patent_title] => INTEGRATED CIRCUIT WITH ADDRESS REMAPPING CIRCUITRY TO RESPOND TO A MEMORY ACCESS REQUEST
[patent_app_type] => utility
[patent_app_number] => 19/203873
[patent_app_country] => US
[patent_app_date] => 2025-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5519
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19203873
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/203873 | INTEGRATED CIRCUIT WITH ADDRESS REMAPPING CIRCUITRY TO RESPOND TO A MEMORY ACCESS REQUEST | May 8, 2025 | Pending |
Array
(
[id] => 20351362
[patent_doc_number] => 20250348214
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-11-13
[patent_title] => ACCESS TIME CALCULATOR CIRCUIT, CORRESPONDING MEMORY DEVICE AND METHOD
[patent_app_type] => utility
[patent_app_number] => 19/199529
[patent_app_country] => US
[patent_app_date] => 2025-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19199529
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/199529 | ACCESS TIME CALCULATOR CIRCUIT, CORRESPONDING MEMORY DEVICE AND METHOD | May 5, 2025 | Pending |
Array
(
[id] => 20659084
[patent_doc_number] => 20260111127
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-04-23
[patent_title] => METHOD FOR PERFORMING DATA PROTECTION CONTROL OF MEMORY DEVICE WITH AID OF SELECTIVE SOFT-BIT TRANSMISSION, AND ASSOCIATED APPARATUS
[patent_app_type] => utility
[patent_app_number] => 19/198140
[patent_app_country] => US
[patent_app_date] => 2025-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8132
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19198140
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/198140 | METHOD FOR PERFORMING DATA PROTECTION CONTROL OF MEMORY DEVICE WITH AID OF SELECTIVE SOFT-BIT TRANSMISSION, AND ASSOCIATED APPARATUS | May 4, 2025 | Pending |
Array
(
[id] => 20461050
[patent_doc_number] => 20260010478
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-01-08
[patent_title] => CXL SWITCH SUPPORTING LOW LATENCY CACHE COHERENCE, CXL COMPUTING SYSTEM, AND OPERATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 19/184128
[patent_app_country] => US
[patent_app_date] => 2025-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19184128
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/184128 | CXL SWITCH SUPPORTING LOW LATENCY CACHE COHERENCE, CXL COMPUTING SYSTEM, AND OPERATING METHOD THEREOF | Apr 20, 2025 | Pending |
Array
(
[id] => 20101753
[patent_doc_number] => 20250231689
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-17
[patent_title] => MEMORY DEVICE AND READ OPERATION THEREOF
[patent_app_type] => utility
[patent_app_number] => 19/171726
[patent_app_country] => US
[patent_app_date] => 2025-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3654
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19171726
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/171726 | MEMORY DEVICE AND READ OPERATION THEREOF | Apr 6, 2025 | Pending |
Array
(
[id] => 20764313
[patent_doc_number] => 20260161296
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-06-11
[patent_title] => DETECTING MEMORY CAPACITY ANOMALIES IN SPARSE DATA ENVIRONMENTS
[patent_app_type] => utility
[patent_app_number] => 19/171685
[patent_app_country] => US
[patent_app_date] => 2025-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9546
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19171685
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/171685 | DETECTING MEMORY CAPACITY ANOMALIES IN SPARSE DATA ENVIRONMENTS | Apr 6, 2025 | Pending |
Array
(
[id] => 20101781
[patent_doc_number] => 20250231717
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-17
[patent_title] => DATA PROCESSING APPARATUS AND METHOD USING DIRECT MEMORY ACCESS
[patent_app_type] => utility
[patent_app_number] => 19/097438
[patent_app_country] => US
[patent_app_date] => 2025-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1077
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19097438
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/097438 | DATA PROCESSING APPARATUS AND METHOD USING DIRECT MEMORY ACCESS | Mar 31, 2025 | Pending |
Array
(
[id] => 20221711
[patent_doc_number] => 20250284642
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-09-11
[patent_title] => MANAGING DATA USING PERSISTENT STORAGE
[patent_app_type] => utility
[patent_app_number] => 19/083016
[patent_app_country] => US
[patent_app_date] => 2025-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4523
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19083016
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/083016 | MANAGING DATA USING PERSISTENT STORAGE | Mar 17, 2025 | Pending |
Array
(
[id] => 20395166
[patent_doc_number] => 20250370641
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-04
[patent_title] => STORAGE DEVICE AND STORAGE DEVICE RESTART METHOD
[patent_app_type] => utility
[patent_app_number] => 19/073308
[patent_app_country] => US
[patent_app_date] => 2025-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8448
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 306
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19073308
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/073308 | STORAGE DEVICE AND STORAGE DEVICE RESTART METHOD | Mar 6, 2025 | Pending |
Array
(
[id] => 20500499
[patent_doc_number] => 20260029959
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-01-29
[patent_title] => MEMORY DEVICE INCLUDING ON-DIE TERMINATION CIRCUIT, STORAGE CONTROLLER, AND STORAGE DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 19/067906
[patent_app_country] => US
[patent_app_date] => 2025-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11037
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19067906
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/067906 | MEMORY DEVICE INCLUDING ON-DIE TERMINATION CIRCUIT, STORAGE CONTROLLER, AND STORAGE DEVICE INCLUDING THE SAME | Mar 1, 2025 | Pending |
Array
(
[id] => 20616643
[patent_doc_number] => 20260086738
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-03-26
[patent_title] => APPARATUS AND METHOD FOR SCHEDULING I/O REQUESTS INPUT ALONG WITH OVERLAPPED ADDRESS FOR PARALLEL PROCESSING IN MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 19/062016
[patent_app_country] => US
[patent_app_date] => 2025-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6835
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19062016
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/062016 | APPARATUS AND METHOD FOR SCHEDULING I/O REQUESTS INPUT ALONG WITH OVERLAPPED ADDRESS FOR PARALLEL PROCESSING IN MEMORY SYSTEM | Feb 24, 2025 | Pending |
Array
(
[id] => 20570668
[patent_doc_number] => 20260064593
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-03-05
[patent_title] => MEMORY, MEMORY MODULE, AND SEMICONDUCTOR SYSTEM
[patent_app_type] => utility
[patent_app_number] => 19/010175
[patent_app_country] => US
[patent_app_date] => 2025-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4458
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -31
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19010175
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/010175 | MEMORY, MEMORY MODULE, AND SEMICONDUCTOR SYSTEM | Jan 5, 2025 | Pending |
Array
(
[id] => 19893830
[patent_doc_number] => 20250119142
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-10
[patent_title] => MANAGING DATA TRANSFERS IN SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/988186
[patent_app_country] => US
[patent_app_date] => 2024-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21555
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18988186
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/988186 | Managing data transfers in semiconductor devices by separating circuits for lower-speed-type data and higher-speed-type data | Dec 18, 2024 | Issued |
Array
(
[id] => 20828084
[patent_doc_number] => 12681651
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-07-14
[patent_title] => Storage controller performing partial refresh operation, storage device including the same, and method of operating the same
[patent_app_type] => utility
[patent_app_number] => 18/980690
[patent_app_country] => US
[patent_app_date] => 2024-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5587
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18980690
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/980690 | Storage controller performing partial refresh operation, storage device including the same, and method of operating the same | Dec 12, 2024 | Issued |
Array
(
[id] => 20195524
[patent_doc_number] => 20250272234
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-28
[patent_title] => STORAGE DEVICE, METHOD OF OPERATING STORAGE DEVICE, AND STORAGE SYSTEM INCLUDING THE STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/963857
[patent_app_country] => US
[patent_app_date] => 2024-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5537
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18963857
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/963857 | STORAGE DEVICE, METHOD OF OPERATING STORAGE DEVICE, AND STORAGE SYSTEM INCLUDING THE STORAGE DEVICE | Nov 28, 2024 | Pending |
Array
(
[id] => 20738205
[patent_doc_number] => 20260147506
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-05-28
[patent_title] => CLOUD STORAGE FOR EXCP-BASED MAINFRAME APPLICATIONS
[patent_app_type] => utility
[patent_app_number] => 18/962492
[patent_app_country] => US
[patent_app_date] => 2024-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4653
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18962492
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/962492 | CLOUD STORAGE FOR EXCP-BASED MAINFRAME APPLICATIONS | Nov 26, 2024 | Pending |
Array
(
[id] => 20087344
[patent_doc_number] => 20250217280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-03
[patent_title] => METHOD OF OPERATING STORAGE CONTROLLER, STORAGE DEVICE, AND METHOD OF OPERATING STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/944859
[patent_app_country] => US
[patent_app_date] => 2024-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9400
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18944859
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/944859 | Method of operating storage controller, storage device, and method of operating storage device to perform copy-block operation based on number of corrected bits | Nov 11, 2024 | Issued |