Marina Annette Tietjen

Array ( [id] => 4116911 [patent_doc_number] => 06071793 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-06 [patent_title] => 'Locos mask for suppression of narrow space field oxide thinning and oxide punch through effect' [patent_app_type] => 1 [patent_app_number] => 9/017141 [patent_app_country] => US [patent_app_date] => 1998-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 4153 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/071/06071793.pdf [firstpage_image] =>[orig_patent_app_number] => 017141 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4215004 [patent_doc_number] => 06110821 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Method for forming titanium silicide in situ' [patent_app_type] => 1 [patent_app_number] => 9/013823 [patent_app_country] => US [patent_app_date] => 1998-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 3580 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/110/06110821.pdf [firstpage_image] =>[orig_patent_app_number] => 013823 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4029209 [patent_doc_number] => 05994169 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-30 [patent_title] => 'Lead frame for integrated circuits and process of packaging' [patent_app_type] => 1 [patent_app_number] => 9/012753 [patent_app_country] => US [patent_app_date] => 1998-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3937 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/994/05994169.pdf [firstpage_image] =>[orig_patent_app_number] => 012753 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3936918 [patent_doc_number] => 05981310 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-09 [patent_title] => 'Multi-chip heat-sink cap assembly' [patent_app_type] => 1 [patent_app_number] => 9/012071 [patent_app_country] => US [patent_app_date] => 1998-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4143 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/981/05981310.pdf [firstpage_image] =>[orig_patent_app_number] => 012071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4236644 [patent_doc_number] => 06090641 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-18 [patent_title] => 'Electro-thermal nested die-attach design' [patent_app_type] => 1 [patent_app_number] => 9/009170 [patent_app_country] => US [patent_app_date] => 1998-01-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 20 [patent_no_of_words] => 2314 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/090/06090641.pdf [firstpage_image] =>[orig_patent_app_number] => 009170 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3968522 [patent_doc_number] => 05904498 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-18 [patent_title] => 'Connection component with releasable leads' [patent_app_type] => 1 [patent_app_number] => 9/008283 [patent_app_country] => US [patent_app_date] => 1998-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 6860 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/904/05904498.pdf [firstpage_image] =>[orig_patent_app_number] => 008283 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3944393 [patent_doc_number] => 05976990 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-02 [patent_title] => 'Method for optimization of thin film deposition' [patent_app_type] => 1 [patent_app_number] => 9/004931 [patent_app_country] => US [patent_app_date] => 1998-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2540 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/976/05976990.pdf [firstpage_image] =>[orig_patent_app_number] => 004931 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3993822 [patent_doc_number] => 05985725 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-16 [patent_title] => 'Method for manufacturing dual gate oxide layer' [patent_app_type] => 1 [patent_app_number] => 8/997449 [patent_app_country] => US [patent_app_date] => 1997-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 1728 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/985/05985725.pdf [firstpage_image] =>[orig_patent_app_number] => 997449 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3950560 [patent_doc_number] => 05899728 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-04 [patent_title] => 'Method of forming a lithographic mask' [patent_app_type] => 1 [patent_app_number] => 8/996164 [patent_app_country] => US [patent_app_date] => 1997-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 5077 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/899/05899728.pdf [firstpage_image] =>[orig_patent_app_number] => 996164 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4185705 [patent_doc_number] => 06093611 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-25 [patent_title] => 'Oxide liner for high reliability with reduced encroachment of the source/drain region' [patent_app_type] => 1 [patent_app_number] => 8/994502 [patent_app_country] => US [patent_app_date] => 1997-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 4170 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/093/06093611.pdf [firstpage_image] =>[orig_patent_app_number] => 994502 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4024040 [patent_doc_number] => 05882983 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-16 [patent_title] => 'Trench isolation structure partially bound between a pair of low K dielectric structures' [patent_app_type] => 1 [patent_app_number] => 8/994143 [patent_app_country] => US [patent_app_date] => 1997-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 4099 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/882/05882983.pdf [firstpage_image] =>[orig_patent_app_number] => 994143 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4050644 [patent_doc_number] => 05943585 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-24 [patent_title] => 'Trench isolation structure having low K dielectric spacers arranged upon an oxide liner incorporated with nitrogen' [patent_app_type] => 1 [patent_app_number] => 8/994253 [patent_app_country] => US [patent_app_date] => 1997-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 14 [patent_no_of_words] => 4800 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/943/05943585.pdf [firstpage_image] =>[orig_patent_app_number] => 994253 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3941775 [patent_doc_number] => 05989975 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-23 [patent_title] => 'Method for manufacturing shallow trench isolation' [patent_app_type] => 1 [patent_app_number] => 8/993501 [patent_app_country] => US [patent_app_date] => 1997-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2018 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/989/05989975.pdf [firstpage_image] =>[orig_patent_app_number] => 993501 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4292074 [patent_doc_number] => 06180466 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-30 [patent_title] => 'Isotropic assisted dual trench etch' [patent_app_type] => 1 [patent_app_number] => 8/992843 [patent_app_country] => US [patent_app_date] => 1997-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 3862 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/180/06180466.pdf [firstpage_image] =>[orig_patent_app_number] => 992843 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4031389 [patent_doc_number] => 05963834 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-05 [patent_title] => 'Method for forming a CVD film' [patent_app_type] => 1 [patent_app_number] => 8/992178 [patent_app_country] => US [patent_app_date] => 1997-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3860 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/963/05963834.pdf [firstpage_image] =>[orig_patent_app_number] => 992178 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4007246 [patent_doc_number] => 05888904 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-30 [patent_title] => 'Method for manufacturing polysilicon with relatively small line width' [patent_app_type] => 1 [patent_app_number] => 8/991083 [patent_app_country] => US [patent_app_date] => 1997-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 1921 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/888/05888904.pdf [firstpage_image] =>[orig_patent_app_number] => 991083 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4085649 [patent_doc_number] => 06017800 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-25 [patent_title] => 'Semiconductor device and method of fabricating thereof' [patent_app_type] => 1 [patent_app_number] => 8/989941 [patent_app_country] => US [patent_app_date] => 1997-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 30 [patent_no_of_words] => 5412 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/017/06017800.pdf [firstpage_image] =>[orig_patent_app_number] => 989941 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3941238 [patent_doc_number] => 05989936 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-23 [patent_title] => 'Microelectronic assembly fabrication with terminal formation from a conductive layer' [patent_app_type] => 1 [patent_app_number] => 8/989312 [patent_app_country] => US [patent_app_date] => 1997-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 39 [patent_no_of_words] => 8967 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/989/05989936.pdf [firstpage_image] =>[orig_patent_app_number] => 989312 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4152643 [patent_doc_number] => 06107113 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-22 [patent_title] => 'Method of relaxing a stressed film by melting an interface layer' [patent_app_type] => 1 [patent_app_number] => 8/987529 [patent_app_country] => US [patent_app_date] => 1997-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2157 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/107/06107113.pdf [firstpage_image] =>[orig_patent_app_number] => 987529 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4129754 [patent_doc_number] => 06033934 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-07 [patent_title] => 'Semiconductor chip fabrication method and apparatus therefor' [patent_app_type] => 1 [patent_app_number] => 8/987483 [patent_app_country] => US [patent_app_date] => 1997-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 765 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/033/06033934.pdf [firstpage_image] =>[orig_patent_app_number] => 987483 [rel_patent_id] =>[rel_patent_doc_number] =>)