
Marissa Liana Ferguson Samreth
Examiner (ID: 166, Phone: (571)272-2163 , Office: P/2854 )
| Most Active Art Unit | 2854 |
| Art Unit(s) | 2854, 2853, 2855 |
| Total Applications | 1337 |
| Issued Applications | 947 |
| Pending Applications | 75 |
| Abandoned Applications | 339 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17270344
[patent_doc_number] => 11195772
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-07
[patent_title] => CMOS based devices for harsh media
[patent_app_type] => utility
[patent_app_number] => 16/441743
[patent_app_country] => US
[patent_app_date] => 2019-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 10696
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16441743
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/441743 | CMOS based devices for harsh media | Jun 13, 2019 | Issued |
Array
(
[id] => 16944321
[patent_doc_number] => 11056573
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Implantation and annealing for semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/441487
[patent_app_country] => US
[patent_app_date] => 2019-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 34
[patent_no_of_words] => 7051
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16441487
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/441487 | Implantation and annealing for semiconductor device | Jun 13, 2019 | Issued |
Array
(
[id] => 16516050
[patent_doc_number] => 20200395308
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-17
[patent_title] => Semiconductor Package and Methods of Forming the Same
[patent_app_type] => utility
[patent_app_number] => 16/441716
[patent_app_country] => US
[patent_app_date] => 2019-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7690
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16441716
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/441716 | Semiconductor package including cavity-mounted device | Jun 13, 2019 | Issued |
Array
(
[id] => 16516080
[patent_doc_number] => 20200395338
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-17
[patent_title] => INTEGRATED CIRCUIT PACKAGES AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/441013
[patent_app_country] => US
[patent_app_date] => 2019-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9383
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16441013
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/441013 | Integrated circuit packages and methods of forming the same | Jun 13, 2019 | Issued |
Array
(
[id] => 16516201
[patent_doc_number] => 20200395459
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-17
[patent_title] => SEMICONDUCTOR ARRANGEMENT WITH AIRGAP AND METHOD OF FORMING
[patent_app_type] => utility
[patent_app_number] => 16/441200
[patent_app_country] => US
[patent_app_date] => 2019-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8291
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16441200
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/441200 | Semiconductor arrangement with airgap and method of forming | Jun 13, 2019 | Issued |
Array
(
[id] => 14875989
[patent_doc_number] => 20190288236
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-19
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/430933
[patent_app_country] => US
[patent_app_date] => 2019-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6816
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16430933
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/430933 | Display device | Jun 3, 2019 | Issued |
Array
(
[id] => 16433487
[patent_doc_number] => 10833590
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-10
[patent_title] => Magnetically coupled galvanically isolated communication using lead frame
[patent_app_type] => utility
[patent_app_number] => 16/431156
[patent_app_country] => US
[patent_app_date] => 2019-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 9075
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16431156
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/431156 | Magnetically coupled galvanically isolated communication using lead frame | Jun 3, 2019 | Issued |
Array
(
[id] => 17660756
[patent_doc_number] => 20220181221
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => SEMICONDUCTOR MODULE AND POWER CONVERTER
[patent_app_type] => utility
[patent_app_number] => 17/439816
[patent_app_country] => US
[patent_app_date] => 2019-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8112
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17439816
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/439816 | SEMICONDUCTOR MODULE AND POWER CONVERTER | Jun 2, 2019 | Abandoned |
Array
(
[id] => 16132789
[patent_doc_number] => 10700162
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-30
[patent_title] => Capacitor with high work function interface layer
[patent_app_type] => utility
[patent_app_number] => 16/418597
[patent_app_country] => US
[patent_app_date] => 2019-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 28
[patent_no_of_words] => 11271
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16418597
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/418597 | Capacitor with high work function interface layer | May 20, 2019 | Issued |
Array
(
[id] => 15984783
[patent_doc_number] => 10672730
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-02
[patent_title] => Semiconductor package having reduced internal power pad pitch
[patent_app_type] => utility
[patent_app_number] => 16/414304
[patent_app_country] => US
[patent_app_date] => 2019-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 36
[patent_no_of_words] => 10163
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16414304
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/414304 | Semiconductor package having reduced internal power pad pitch | May 15, 2019 | Issued |
Array
(
[id] => 15093207
[patent_doc_number] => 20190341415
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => SOLID-STATE IMAGE PICKUP UNIT, METHOD OF MANUFACTURING SOLID-STATE IMAGE PICKUP UNIT, AND ELECTRONIC APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/413045
[patent_app_country] => US
[patent_app_date] => 2019-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23160
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -28
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16413045
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/413045 | Solid-state image pickup unit, method of manufacturing solid-state image pickup unit, and electronic apparatus | May 14, 2019 | Issued |
Array
(
[id] => 14813001
[patent_doc_number] => 20190273110
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-05
[patent_title] => DEVICE-BONDED BODY, IMAGE PICKUP MODULE, ENDOSCOPE AND METHOD FOR MANUFACTURING DEVICE-BONDED BODY
[patent_app_type] => utility
[patent_app_number] => 16/411693
[patent_app_country] => US
[patent_app_date] => 2019-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4510
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16411693
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/411693 | Device-bonded body, image pickup module, endoscope and method for manufacturing device-bonded body | May 13, 2019 | Issued |
Array
(
[id] => 18481222
[patent_doc_number] => 11694977
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-04
[patent_title] => Method for producing a connection between component parts
[patent_app_type] => utility
[patent_app_number] => 17/046209
[patent_app_country] => US
[patent_app_date] => 2019-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 8185
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17046209
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/046209 | Method for producing a connection between component parts | May 7, 2019 | Issued |
Array
(
[id] => 16425086
[patent_doc_number] => 20200350284
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-05
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/401587
[patent_app_country] => US
[patent_app_date] => 2019-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6888
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16401587
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/401587 | Semiconductor device with stacked die device | May 1, 2019 | Issued |
Array
(
[id] => 16425227
[patent_doc_number] => 20200350425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-05
[patent_title] => INTEGRATION OF HETEROGENEOUS TRANSISTORS ON DIAMOND SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 16/401240
[patent_app_country] => US
[patent_app_date] => 2019-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5375
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16401240
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/401240 | INTEGRATION OF HETEROGENEOUS TRANSISTORS ON DIAMOND SUBSTRATE | May 1, 2019 | Abandoned |
Array
(
[id] => 16789440
[patent_doc_number] => 10991880
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-27
[patent_title] => Variable resistance memory device and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/401297
[patent_app_country] => US
[patent_app_date] => 2019-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 7666
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16401297
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/401297 | Variable resistance memory device and method of fabricating the same | May 1, 2019 | Issued |
Array
(
[id] => 16256887
[patent_doc_number] => 20200266262
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-20
[patent_title] => SEMICONDUCTOR DEVICE HAVING 3D INDUCTOR AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/401736
[patent_app_country] => US
[patent_app_date] => 2019-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3274
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 298
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16401736
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/401736 | SEMICONDUCTOR DEVICE HAVING 3D INDUCTOR AND METHOD OF MANUFACTURING THE SAME | May 1, 2019 | Abandoned |
Array
(
[id] => 16699994
[patent_doc_number] => 10950602
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-16
[patent_title] => Semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 16/401362
[patent_app_country] => US
[patent_app_date] => 2019-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 5460
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16401362
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/401362 | Semiconductor devices | May 1, 2019 | Issued |
Array
(
[id] => 16490827
[patent_doc_number] => 10856844
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => Vertical packaging for ultrasound-on-a-chip and related methods
[patent_app_type] => utility
[patent_app_number] => 16/401249
[patent_app_country] => US
[patent_app_date] => 2019-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 20
[patent_no_of_words] => 6648
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16401249
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/401249 | Vertical packaging for ultrasound-on-a-chip and related methods | May 1, 2019 | Issued |
Array
(
[id] => 16496013
[patent_doc_number] => 10862068
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => Display panel
[patent_app_type] => utility
[patent_app_number] => 16/401536
[patent_app_country] => US
[patent_app_date] => 2019-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 13013
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16401536
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/401536 | Display panel | May 1, 2019 | Issued |