
Marivelisse Santiago Cordero
Supervisory Patent Examiner (ID: 3641, Phone: (571)272-7839 , Office: P/2676 )
| Most Active Art Unit | 2617 |
| Art Unit(s) | 2687, 2676, 3700, 2625, 2617 |
| Total Applications | 313 |
| Issued Applications | 159 |
| Pending Applications | 12 |
| Abandoned Applications | 142 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4787764
[patent_doc_number] => 20080141093
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-12
[patent_title] => 'APPARATUS AND METHOD FOR TRANSMITTING FORWARD/REVERSE ACK/NACK IN MOBILE COMMUNICATION SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 11/853609
[patent_app_country] => US
[patent_app_date] => 2007-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7486
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0141/20080141093.pdf
[firstpage_image] =>[orig_patent_app_number] => 11853609
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/853609 | Apparatus and method for transmitting forward/reverse ACK/NACK in mobile communication system | Sep 10, 2007 | Issued |
Array
(
[id] => 8208233
[patent_doc_number] => 08190966
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-05-29
[patent_title] => 'Systems and methods for implementing end-to-end checksum'
[patent_app_type] => utility
[patent_app_number] => 11/852548
[patent_app_country] => US
[patent_app_date] => 2007-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3355
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/190/08190966.pdf
[firstpage_image] =>[orig_patent_app_number] => 11852548
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/852548 | Systems and methods for implementing end-to-end checksum | Sep 9, 2007 | Issued |
Array
(
[id] => 5454614
[patent_doc_number] => 20090070651
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-12
[patent_title] => 'STORAGE SUBSYSTEM CAPABLE OF ADJUSTING ECC SETTINGS BASED ON MONITORED CONDITIONS'
[patent_app_type] => utility
[patent_app_number] => 11/851288
[patent_app_country] => US
[patent_app_date] => 2007-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6334
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0070/20090070651.pdf
[firstpage_image] =>[orig_patent_app_number] => 11851288
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/851288 | Storage subsystem capable of adjusting ECC settings based on monitored conditions | Sep 5, 2007 | Issued |
Array
(
[id] => 8752193
[patent_doc_number] => 08418037
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-09
[patent_title] => 'Method and device for decoding by using window-based least significant bits in robust header compression'
[patent_app_type] => utility
[patent_app_number] => 12/676142
[patent_app_country] => US
[patent_app_date] => 2007-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 12328
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12676142
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/676142 | Method and device for decoding by using window-based least significant bits in robust header compression | Sep 2, 2007 | Issued |
Array
(
[id] => 4770367
[patent_doc_number] => 20080056025
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-06
[patent_title] => 'SEMICONDUCTOR STORAGE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/848679
[patent_app_country] => US
[patent_app_date] => 2007-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6600
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0056/20080056025.pdf
[firstpage_image] =>[orig_patent_app_number] => 11848679
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/848679 | Semiconductor storage device | Aug 30, 2007 | Issued |
Array
(
[id] => 5339250
[patent_doc_number] => 20090055714
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-26
[patent_title] => 'OPTIMIZING THE SIZE OF MEMORY DEVICES USED FOR ERROR CORRECTION CODE STORAGE'
[patent_app_type] => utility
[patent_app_number] => 11/843789
[patent_app_country] => US
[patent_app_date] => 2007-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3683
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0055/20090055714.pdf
[firstpage_image] =>[orig_patent_app_number] => 11843789
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/843789 | Optimizing the size of memory devices used for error correction code storage | Aug 22, 2007 | Issued |
Array
(
[id] => 7598055
[patent_doc_number] => 07584398
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-09-01
[patent_title] => 'Edge incremental redundancy memory structure and memory management'
[patent_app_type] => utility
[patent_app_number] => 11/843903
[patent_app_country] => US
[patent_app_date] => 2007-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 8344
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/584/07584398.pdf
[firstpage_image] =>[orig_patent_app_number] => 11843903
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/843903 | Edge incremental redundancy memory structure and memory management | Aug 22, 2007 | Issued |
Array
(
[id] => 4626860
[patent_doc_number] => 08006171
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-23
[patent_title] => 'Apparatus for random parity check and correction with BCH code'
[patent_app_type] => utility
[patent_app_number] => 11/844042
[patent_app_country] => US
[patent_app_date] => 2007-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3298
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/006/08006171.pdf
[firstpage_image] =>[orig_patent_app_number] => 11844042
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/844042 | Apparatus for random parity check and correction with BCH code | Aug 22, 2007 | Issued |
Array
(
[id] => 5339242
[patent_doc_number] => 20090055706
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-26
[patent_title] => 'METHOD AND APPARATUS FOR FLASH MEMORY ERROR CORRECTION'
[patent_app_type] => utility
[patent_app_number] => 11/842268
[patent_app_country] => US
[patent_app_date] => 2007-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1578
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0055/20090055706.pdf
[firstpage_image] =>[orig_patent_app_number] => 11842268
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/842268 | METHOD AND APPARATUS FOR FLASH MEMORY ERROR CORRECTION | Aug 20, 2007 | Abandoned |
Array
(
[id] => 7813475
[patent_doc_number] => 08136013
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-03-13
[patent_title] => 'Burst error correction based on fire code'
[patent_app_type] => utility
[patent_app_number] => 11/840442
[patent_app_country] => US
[patent_app_date] => 2007-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7823
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/136/08136013.pdf
[firstpage_image] =>[orig_patent_app_number] => 11840442
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/840442 | Burst error correction based on fire code | Aug 16, 2007 | Issued |
Array
(
[id] => 8011021
[patent_doc_number] => 08086928
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-12-27
[patent_title] => 'Methods and systems for terminating an iterative decoding process of a forward error correction block'
[patent_app_type] => utility
[patent_app_number] => 11/893329
[patent_app_country] => US
[patent_app_date] => 2007-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5851
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/086/08086928.pdf
[firstpage_image] =>[orig_patent_app_number] => 11893329
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/893329 | Methods and systems for terminating an iterative decoding process of a forward error correction block | Aug 14, 2007 | Issued |
Array
(
[id] => 4600790
[patent_doc_number] => 07984363
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-07-19
[patent_title] => 'Integrated circuit device including a circuit to generate error correction code for correcting error bit for each of memory circuits'
[patent_app_type] => utility
[patent_app_number] => 11/832883
[patent_app_country] => US
[patent_app_date] => 2007-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 29
[patent_no_of_words] => 12308
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/984/07984363.pdf
[firstpage_image] =>[orig_patent_app_number] => 11832883
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/832883 | Integrated circuit device including a circuit to generate error correction code for correcting error bit for each of memory circuits | Aug 1, 2007 | Issued |
Array
(
[id] => 7510601
[patent_doc_number] => 08037388
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-10-11
[patent_title] => 'Method and device for layered decoding of a succession of blocks encoded with an LDPC code'
[patent_app_type] => utility
[patent_app_number] => 11/830444
[patent_app_country] => US
[patent_app_date] => 2007-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 4514
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/037/08037388.pdf
[firstpage_image] =>[orig_patent_app_number] => 11830444
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/830444 | Method and device for layered decoding of a succession of blocks encoded with an LDPC code | Jul 29, 2007 | Issued |
Array
(
[id] => 5520296
[patent_doc_number] => 20090028277
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-29
[patent_title] => 'Method and system for denoising noisy signals'
[patent_app_type] => utility
[patent_app_number] => 11/881512
[patent_app_country] => US
[patent_app_date] => 2007-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7674
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0028/20090028277.pdf
[firstpage_image] =>[orig_patent_app_number] => 11881512
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/881512 | Method and system for denoising noisy signals | Jul 26, 2007 | Abandoned |
Array
(
[id] => 5523221
[patent_doc_number] => 20090031202
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-29
[patent_title] => 'Methods, Systems, and Computer Program Products for Class Verification'
[patent_app_type] => utility
[patent_app_number] => 11/829154
[patent_app_country] => US
[patent_app_date] => 2007-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5320
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0031/20090031202.pdf
[firstpage_image] =>[orig_patent_app_number] => 11829154
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/829154 | Methods, systems, and computer program products for class verification | Jul 26, 2007 | Issued |
Array
(
[id] => 4911412
[patent_doc_number] => 20080022179
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-24
[patent_title] => 'DATA TRANSMITTING AND RECEIVING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 11/779977
[patent_app_country] => US
[patent_app_date] => 2007-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5526
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0022/20080022179.pdf
[firstpage_image] =>[orig_patent_app_number] => 11779977
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/779977 | Data transmitting and receiving system | Jul 18, 2007 | Issued |
Array
(
[id] => 5317724
[patent_doc_number] => 20090282322
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-12
[patent_title] => 'TECHNIQUES FOR SEGMENTED CRC DESIGN IN HIGH SPEED NETWORKS'
[patent_app_type] => utility
[patent_app_number] => 11/779778
[patent_app_country] => US
[patent_app_date] => 2007-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9859
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0282/20090282322.pdf
[firstpage_image] =>[orig_patent_app_number] => 11779778
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/779778 | Techniques for segmented CRC design in high speed networks | Jul 17, 2007 | Issued |
Array
(
[id] => 4637011
[patent_doc_number] => 08015476
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-09-06
[patent_title] => 'CRC syndrome generation for multiple data input widths'
[patent_app_type] => utility
[patent_app_number] => 11/778860
[patent_app_country] => US
[patent_app_date] => 2007-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 2283
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/015/08015476.pdf
[firstpage_image] =>[orig_patent_app_number] => 11778860
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/778860 | CRC syndrome generation for multiple data input widths | Jul 16, 2007 | Issued |
Array
(
[id] => 7530057
[patent_doc_number] => 08046663
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-10-25
[patent_title] => 'Semiconductor memory device and method for driving the same'
[patent_app_type] => utility
[patent_app_number] => 11/819814
[patent_app_country] => US
[patent_app_date] => 2007-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4728
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/046/08046663.pdf
[firstpage_image] =>[orig_patent_app_number] => 11819814
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/819814 | Semiconductor memory device and method for driving the same | Jun 28, 2007 | Issued |
Array
(
[id] => 7982761
[patent_doc_number] => 08074139
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-12-06
[patent_title] => 'Communication method and communication device'
[patent_app_type] => utility
[patent_app_number] => 11/819290
[patent_app_country] => US
[patent_app_date] => 2007-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 26
[patent_no_of_words] => 14703
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/074/08074139.pdf
[firstpage_image] =>[orig_patent_app_number] => 11819290
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/819290 | Communication method and communication device | Jun 25, 2007 | Issued |