Mark V Prenty
Examiner (ID: 1781, Phone: (571)272-1843 , Office: P/2822 )
Most Active Art Unit | 2822 |
Art Unit(s) | 2814, 2503, 2822, 2899 |
Total Applications | 2970 |
Issued Applications | 2517 |
Pending Applications | 67 |
Abandoned Applications | 386 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 17660803
[patent_doc_number] => 20220181268
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => SEMICONDUCTOR PACKAGE STRUCTURE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/111350
[patent_app_country] => US
[patent_app_date] => 2020-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7710
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17111350
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/111350 | Semiconductor package structure and method for manufacturing the same | Dec 2, 2020 | Issued |
Array
(
[id] => 16873533
[patent_doc_number] => 20210167000
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-03
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES AND CORRESPONDING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/108270
[patent_app_country] => US
[patent_app_date] => 2020-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3142
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17108270
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/108270 | Method of manufacturing semiconductor devices and corresponding semiconductor device | Nov 30, 2020 | Issued |
Array
(
[id] => 17638118
[patent_doc_number] => 11348852
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-31
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/107541
[patent_app_country] => US
[patent_app_date] => 2020-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 5641
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17107541
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/107541 | Semiconductor device | Nov 29, 2020 | Issued |
Array
(
[id] => 16715700
[patent_doc_number] => 20210082847
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => DEVICE, SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 17/106164
[patent_app_country] => US
[patent_app_date] => 2020-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8215
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17106164
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/106164 | Device, semiconductor package and method of manufacturing semiconductor package | Nov 28, 2020 | Issued |
Array
(
[id] => 16715684
[patent_doc_number] => 20210082831
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => ELECTRO-MIGRATION BARRIER FOR INTERCONNECT
[patent_app_type] => utility
[patent_app_number] => 17/104534
[patent_app_country] => US
[patent_app_date] => 2020-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3159
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17104534
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/104534 | Electro-migration barrier for interconnect | Nov 24, 2020 | Issued |
Array
(
[id] => 16951780
[patent_doc_number] => 20210210472
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-08
[patent_title] => POWER SUPPLY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/102393
[patent_app_country] => US
[patent_app_date] => 2020-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12344
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17102393
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/102393 | Power supply system | Nov 22, 2020 | Issued |
Array
(
[id] => 18935498
[patent_doc_number] => 11887942
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-30
[patent_title] => Package structure for power supply module
[patent_app_type] => utility
[patent_app_number] => 17/098662
[patent_app_country] => US
[patent_app_date] => 2020-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5542
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17098662
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/098662 | Package structure for power supply module | Nov 15, 2020 | Issued |
Array
(
[id] => 16677594
[patent_doc_number] => 20210066360
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-04
[patent_title] => IMAGE SENSOR INCLUDING CONTROL ELECTRODE, TRANSPARENT ELECTRODE, AND CONNECTION LAYER ELECTRICALLY CONNECTING CONTROL ELECTRODE TO SIDE SURFACE OF TRANSPARENT ELECTRODE
[patent_app_type] => utility
[patent_app_number] => 17/095691
[patent_app_country] => US
[patent_app_date] => 2020-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8568
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17095691
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/095691 | Image sensor including control electrode, transparent electrode, and connection layer electrically connecting control electrode to side surface of transparent electrode | Nov 10, 2020 | Issued |
Array
(
[id] => 16660688
[patent_doc_number] => 20210057325
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-25
[patent_title] => Integrated Circuits with Backside Power Rails
[patent_app_type] => utility
[patent_app_number] => 17/093303
[patent_app_country] => US
[patent_app_date] => 2020-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12494
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17093303
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/093303 | Integrated circuits with backside power rails | Nov 8, 2020 | Issued |
Array
(
[id] => 17463754
[patent_doc_number] => 20220077060
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-10
[patent_title] => MOLDED POWER DELIVERY INTERCONNECT MODULE FOR IMPROVED IMAX AND POWER INTEGRITY
[patent_app_type] => utility
[patent_app_number] => 17/089745
[patent_app_country] => US
[patent_app_date] => 2020-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7232
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17089745
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/089745 | Molded power delivery interconnect module for improved Imax and power integrity | Nov 4, 2020 | Issued |
Array
(
[id] => 18047982
[patent_doc_number] => 11521940
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-06
[patent_title] => Stiffener for die crack prevention in semiconductor packages
[patent_app_type] => utility
[patent_app_number] => 17/088666
[patent_app_country] => US
[patent_app_date] => 2020-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 21
[patent_no_of_words] => 12805
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17088666
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/088666 | Stiffener for die crack prevention in semiconductor packages | Nov 3, 2020 | Issued |
Array
(
[id] => 16936440
[patent_doc_number] => 20210202329
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-01
[patent_title] => SEMICONDUCTOR PACKAGE AND METHOD FOR MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/084626
[patent_app_country] => US
[patent_app_date] => 2020-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7388
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17084626
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/084626 | Semiconductor package and method for making the same | Oct 28, 2020 | Issued |
Array
(
[id] => 17303034
[patent_doc_number] => 20210398873
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-23
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/083460
[patent_app_country] => US
[patent_app_date] => 2020-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5544
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17083460
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/083460 | Semiconductor device | Oct 28, 2020 | Issued |
Array
(
[id] => 17607397
[patent_doc_number] => 11335889
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-17
[patent_title] => Organic light emitting diode display and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/080760
[patent_app_country] => US
[patent_app_date] => 2020-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7420
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17080760
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/080760 | Organic light emitting diode display and method for manufacturing the same | Oct 25, 2020 | Issued |
Array
(
[id] => 17566624
[patent_doc_number] => 20220130773
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-28
[patent_title] => ELECTRONIC DEVICE PACKAGES WITH INTERNAL MOISTURE BARRIERS
[patent_app_type] => utility
[patent_app_number] => 17/078456
[patent_app_country] => US
[patent_app_date] => 2020-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13663
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17078456
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/078456 | Electronic device packages with internal moisture barriers | Oct 22, 2020 | Issued |
Array
(
[id] => 17772407
[patent_doc_number] => 11404359
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-02
[patent_title] => Leadframe package with isolation layer
[patent_app_type] => utility
[patent_app_number] => 17/073931
[patent_app_country] => US
[patent_app_date] => 2020-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 27
[patent_no_of_words] => 12671
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17073931
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/073931 | Leadframe package with isolation layer | Oct 18, 2020 | Issued |
Array
(
[id] => 17956374
[patent_doc_number] => 11482487
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-25
[patent_title] => Electronic device comprising a chip and at least one SMT electronic component
[patent_app_type] => utility
[patent_app_number] => 17/064119
[patent_app_country] => US
[patent_app_date] => 2020-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2541
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17064119
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/064119 | Electronic device comprising a chip and at least one SMT electronic component | Oct 5, 2020 | Issued |
Array
(
[id] => 17623134
[patent_doc_number] => 11342196
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-24
[patent_title] => Integrated circuit package pad and methods of forming
[patent_app_type] => utility
[patent_app_number] => 17/062803
[patent_app_country] => US
[patent_app_date] => 2020-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 40
[patent_no_of_words] => 8368
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17062803
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/062803 | Integrated circuit package pad and methods of forming | Oct 4, 2020 | Issued |
Array
(
[id] => 17130348
[patent_doc_number] => 20210305117
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-30
[patent_title] => SEMICONDUCTOR PACKAGE HAVING STIFFENER
[patent_app_type] => utility
[patent_app_number] => 17/060805
[patent_app_country] => US
[patent_app_date] => 2020-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4398
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17060805
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/060805 | Semiconductor package having stiffener | Sep 30, 2020 | Issued |
Array
(
[id] => 18645651
[patent_doc_number] => 11769730
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-26
[patent_title] => Semiconductor device and method of providing high density component spacing
[patent_app_type] => utility
[patent_app_number] => 17/032576
[patent_app_country] => US
[patent_app_date] => 2020-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 2688
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17032576
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/032576 | Semiconductor device and method of providing high density component spacing | Sep 24, 2020 | Issued |