Mark V. Prenty

Array ( [id] => 2818589 [patent_doc_number] => 05086330 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-02-04 [patent_title] => 'Bipolar semiconductor switching device' [patent_app_type] => 1 [patent_app_number] => 7/445163 [patent_app_country] => US [patent_app_date] => 1989-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 4036 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/086/05086330.pdf [firstpage_image] =>[orig_patent_app_number] => 445163 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2803251 [patent_doc_number] => 05144396 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-09-01 [patent_title] => 'Capping layer fabrication' [patent_app_type] => 1 [patent_app_number] => 7/445146 [patent_app_country] => US [patent_app_date] => 1989-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 2113 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/144/05144396.pdf [firstpage_image] =>[orig_patent_app_number] => 445146 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2717291 [patent_doc_number] => 05017985 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-05-21 [patent_title] => 'Input protection arrangement for VLSI integrated circuit devices' [patent_app_type] => 1 [patent_app_number] => 7/438706 [patent_app_country] => US [patent_app_date] => 1989-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4026 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/017/05017985.pdf [firstpage_image] =>[orig_patent_app_number] => 438706 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2641216 [patent_doc_number] => 04952994 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-08-28 [patent_title] => 'Input protection arrangement for VLSI integrated circuit devices' [patent_app_type] => 1 [patent_app_number] => 7/437302 [patent_app_country] => US [patent_app_date] => 1989-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4026 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/952/04952994.pdf [firstpage_image] =>[orig_patent_app_number] => 437302 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2631843 [patent_doc_number] => 04920399 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-04-24 [patent_title] => 'Conductance-modulated integrated transistor structure' [patent_app_type] => 1 [patent_app_number] => 7/418962 [patent_app_country] => US [patent_app_date] => 1989-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 1590 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 300 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/920/04920399.pdf [firstpage_image] =>[orig_patent_app_number] => 418962 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2641179 [patent_doc_number] => 04952992 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-08-28 [patent_title] => 'Method and apparatus for improving the on-voltage characteristics of a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 7/406844 [patent_app_country] => US [patent_app_date] => 1989-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3406 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 22 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/952/04952992.pdf [firstpage_image] =>[orig_patent_app_number] => 406844 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2609542 [patent_doc_number] => 04931853 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-06-05 [patent_title] => 'IC card and method of manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 7/403772 [patent_app_country] => US [patent_app_date] => 1989-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 6 [patent_no_of_words] => 2227 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/931/04931853.pdf [firstpage_image] =>[orig_patent_app_number] => 403772 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2610095 [patent_doc_number] => 04912534 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-03-27 [patent_title] => 'Nonvolatile semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 7/394278 [patent_app_country] => US [patent_app_date] => 1989-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2925 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/912/04912534.pdf [firstpage_image] =>[orig_patent_app_number] => 394278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2665380 [patent_doc_number] => 04979010 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-12-18 [patent_title] => 'VLSI self-aligned bipolar transistor' [patent_app_type] => 1 [patent_app_number] => 7/393077 [patent_app_country] => US [patent_app_date] => 1989-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 33 [patent_no_of_words] => 3360 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/979/04979010.pdf [firstpage_image] =>[orig_patent_app_number] => 393077 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2653415 [patent_doc_number] => 04980751 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-12-25 [patent_title] => 'Electrical multilayer contact for microelectronic structure' [patent_app_type] => 1 [patent_app_number] => 7/383224 [patent_app_country] => US [patent_app_date] => 1989-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 2229 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/980/04980751.pdf [firstpage_image] =>[orig_patent_app_number] => 383224 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2689600 [patent_doc_number] => 05045916 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-09-03 [patent_title] => 'Extended silicide and external contact technology' [patent_app_type] => 1 [patent_app_number] => 7/383245 [patent_app_country] => US [patent_app_date] => 1989-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 50 [patent_no_of_words] => 18615 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/045/05045916.pdf [firstpage_image] =>[orig_patent_app_number] => 383245 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2756699 [patent_doc_number] => 05021843 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-06-04 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => 1 [patent_app_number] => 7/379482 [patent_app_country] => US [patent_app_date] => 1989-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 31 [patent_no_of_words] => 13575 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/021/05021843.pdf [firstpage_image] =>[orig_patent_app_number] => 379482 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2675486 [patent_doc_number] => 04905073 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-02-27 [patent_title] => 'Integrated circuit with improved tub tie' [patent_app_type] => 1 [patent_app_number] => 7/376919 [patent_app_country] => US [patent_app_date] => 1989-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1790 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/905/04905073.pdf [firstpage_image] =>[orig_patent_app_number] => 376919 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2662302 [patent_doc_number] => 04972239 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-11-20 [patent_title] => 'Conductivity modulated MOSFET' [patent_app_type] => 1 [patent_app_number] => 7/368098 [patent_app_country] => US [patent_app_date] => 1989-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 22 [patent_no_of_words] => 4527 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 204 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/972/04972239.pdf [firstpage_image] =>[orig_patent_app_number] => 368098 [rel_patent_id] =>[rel_patent_doc_number] =>)