Mark V. Prenty

Array ( [id] => 2603135 [patent_doc_number] => 04975759 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-12-04 [patent_title] => 'Semiconductive stalk structure' [patent_app_type] => 1 [patent_app_number] => 7/318887 [patent_app_country] => US [patent_app_date] => 1989-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 5 [patent_no_of_words] => 2256 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/975/04975759.pdf [firstpage_image] =>[orig_patent_app_number] => 318887 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2604423 [patent_doc_number] => 04965643 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-10-23 [patent_title] => 'Schottky diode for integrated circuits' [patent_app_type] => 1 [patent_app_number] => 7/319033 [patent_app_country] => US [patent_app_date] => 1989-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2321 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/965/04965643.pdf [firstpage_image] =>[orig_patent_app_number] => 319033 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2586485 [patent_doc_number] => 04974045 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-11-27 [patent_title] => 'Bi-polar transistor structure' [patent_app_type] => 1 [patent_app_number] => 7/318604 [patent_app_country] => US [patent_app_date] => 1989-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 38 [patent_no_of_words] => 8864 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 275 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/974/04974045.pdf [firstpage_image] =>[orig_patent_app_number] => 318604 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2529656 [patent_doc_number] => 04878100 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-10-31 [patent_title] => 'Triple-implanted drain in transistor made by oxide sidewall-spacer method' [patent_app_type] => 1 [patent_app_number] => 7/317046 [patent_app_country] => US [patent_app_date] => 1989-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2557 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/878/04878100.pdf [firstpage_image] =>[orig_patent_app_number] => 317046 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2674966 [patent_doc_number] => 04935800 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-06-19 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => 1 [patent_app_number] => 7/313296 [patent_app_country] => US [patent_app_date] => 1989-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 3756 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/935/04935800.pdf [firstpage_image] =>[orig_patent_app_number] => 313296 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2604667 [patent_doc_number] => 04965656 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-10-23 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 7/314246 [patent_app_country] => US [patent_app_date] => 1989-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2413 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/965/04965656.pdf [firstpage_image] =>[orig_patent_app_number] => 314246 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2713762 [patent_doc_number] => 05001528 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-03-19 [patent_title] => 'Radiation hardened CMOS on SOI or SOS devices' [patent_app_type] => 1 [patent_app_number] => 7/304759 [patent_app_country] => US [patent_app_date] => 1989-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 4 [patent_no_of_words] => 2333 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/001/05001528.pdf [firstpage_image] =>[orig_patent_app_number] => 304759 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2484981 [patent_doc_number] => 04876579 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-10-24 [patent_title] => 'Low top gate resistance JFET structure' [patent_app_type] => 1 [patent_app_number] => 7/301835 [patent_app_country] => US [patent_app_date] => 1989-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2936 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/876/04876579.pdf [firstpage_image] =>[orig_patent_app_number] => 301835 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2867752 [patent_doc_number] => 05166767 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-11-24 [patent_title] => 'Sidewall contact bipolar transistor with controlled lateral spread of selectively grown epitaxial layer' [patent_app_type] => 1 [patent_app_number] => 7/300154 [patent_app_country] => US [patent_app_date] => 1989-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 22 [patent_no_of_words] => 9922 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/166/05166767.pdf [firstpage_image] =>[orig_patent_app_number] => 300154 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2713917 [patent_doc_number] => 05001536 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-03-19 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 7/298764 [patent_app_country] => US [patent_app_date] => 1989-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 4793 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/001/05001536.pdf [firstpage_image] =>[orig_patent_app_number] => 298764 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2653047 [patent_doc_number] => 04980731 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-12-25 [patent_title] => 'Atomic planar-doped field-effect transistor' [patent_app_type] => 1 [patent_app_number] => 7/296804 [patent_app_country] => US [patent_app_date] => 1989-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3434 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/980/04980731.pdf [firstpage_image] =>[orig_patent_app_number] => 296804 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2702953 [patent_doc_number] => 04990978 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-02-05 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 7/296861 [patent_app_country] => US [patent_app_date] => 1989-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 3574 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/990/04990978.pdf [firstpage_image] =>[orig_patent_app_number] => 296861 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2714638 [patent_doc_number] => 04982248 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-01-01 [patent_title] => 'Gated structure for controlling fluctuations in mesoscopic structures' [patent_app_type] => 1 [patent_app_number] => 7/295727 [patent_app_country] => US [patent_app_date] => 1989-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 5 [patent_no_of_words] => 2802 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/982/04982248.pdf [firstpage_image] =>[orig_patent_app_number] => 295727 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2753056 [patent_doc_number] => 05012315 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-04-30 [patent_title] => 'Split-gate field effect transistor' [patent_app_type] => 1 [patent_app_number] => 7/295083 [patent_app_country] => US [patent_app_date] => 1989-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2945 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/012/05012315.pdf [firstpage_image] =>[orig_patent_app_number] => 295083 [rel_patent_id] =>[rel_patent_doc_number] =>)