Mark V Prenty
Examiner (ID: 1781, Phone: (571)272-1843 , Office: P/2822 )
Most Active Art Unit | 2822 |
Art Unit(s) | 2814, 2503, 2822, 2899 |
Total Applications | 2970 |
Issued Applications | 2517 |
Pending Applications | 67 |
Abandoned Applications | 386 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 15443523
[patent_doc_number] => 20200035945
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-30
[patent_title] => INORGANIC FILM AND ENCAPSULATING FILM
[patent_app_type] => utility
[patent_app_number] => 15/735529
[patent_app_country] => US
[patent_app_date] => 2017-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2618
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15735529
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/735529 | Inorganic film and encapsulating film | Nov 22, 2017 | Issued |
Array
(
[id] => 12615909
[patent_doc_number] => 20180097133
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-05
[patent_title] => SOLAR ARRAY SYSTEM AND METHOD OF MANUFACTURING
[patent_app_type] => utility
[patent_app_number] => 15/819196
[patent_app_country] => US
[patent_app_date] => 2017-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4866
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15819196
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/819196 | Solar array system and method of manufacturing | Nov 20, 2017 | Issued |
Array
(
[id] => 12243280
[patent_doc_number] => 20180076142
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-15
[patent_title] => 'Double-Sided Semiconductor Package and Dual-Mold Method of Making Same'
[patent_app_type] => utility
[patent_app_number] => 15/816743
[patent_app_country] => US
[patent_app_date] => 2017-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8490
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15816743
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/816743 | Double-sided semiconductor package and dual-mold method of making same | Nov 16, 2017 | Issued |
Array
(
[id] => 13057047
[patent_doc_number] => 10049920
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-08-14
[patent_title] => Reduced tip-to-tip and via pitch at line end
[patent_app_type] => utility
[patent_app_number] => 15/812119
[patent_app_country] => US
[patent_app_date] => 2017-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 21
[patent_no_of_words] => 6458
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15812119
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/812119 | Reduced tip-to-tip and via pitch at line end | Nov 13, 2017 | Issued |
Array
(
[id] => 12236109
[patent_doc_number] => 20180068972
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-08
[patent_title] => 'SEMICONDUCTOR DEVICE AND PRODUCTION METHOD THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 15/811542
[patent_app_country] => US
[patent_app_date] => 2017-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 11731
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15811542
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/811542 | SEMICONDUCTOR DEVICE AND PRODUCTION METHOD THEREFOR | Nov 12, 2017 | Abandoned |
Array
(
[id] => 12223308
[patent_doc_number] => 20180061668
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'Integrated Circuit Package Pad and Methods of Forming'
[patent_app_type] => utility
[patent_app_number] => 15/805683
[patent_app_country] => US
[patent_app_date] => 2017-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 41
[patent_no_of_words] => 8488
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15805683
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/805683 | Integrated circuit package pad and methods of forming | Nov 6, 2017 | Issued |
Array
(
[id] => 15139471
[patent_doc_number] => 10483221
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-19
[patent_title] => 3DI solder cup
[patent_app_type] => utility
[patent_app_number] => 15/797638
[patent_app_country] => US
[patent_app_date] => 2017-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 20
[patent_no_of_words] => 6381
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15797638
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/797638 | 3DI solder cup | Oct 29, 2017 | Issued |
Array
(
[id] => 14252663
[patent_doc_number] => 10276539
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-04-30
[patent_title] => Method for 3D ink jet TCB interconnect control
[patent_app_type] => utility
[patent_app_number] => 15/797900
[patent_app_country] => US
[patent_app_date] => 2017-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 4649
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15797900
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/797900 | Method for 3D ink jet TCB interconnect control | Oct 29, 2017 | Issued |
Array
(
[id] => 15823159
[patent_doc_number] => 10636775
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-28
[patent_title] => Package structure and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/795280
[patent_app_country] => US
[patent_app_date] => 2017-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 29
[patent_no_of_words] => 12292
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15795280
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/795280 | Package structure and manufacturing method thereof | Oct 26, 2017 | Issued |
Array
(
[id] => 16904810
[patent_doc_number] => 20210183726
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-17
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/758596
[patent_app_country] => US
[patent_app_date] => 2017-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4993
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16758596
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/758596 | SEMICONDUCTOR DEVICE | Oct 26, 2017 | Pending |
Array
(
[id] => 13667307
[patent_doc_number] => 10163832
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-12-25
[patent_title] => Integrated fan-out package, redistribution circuit structure, and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 15/795281
[patent_app_country] => US
[patent_app_date] => 2017-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6432
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15795281
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/795281 | Integrated fan-out package, redistribution circuit structure, and method of fabricating the same | Oct 26, 2017 | Issued |
Array
(
[id] => 16280198
[patent_doc_number] => 10763239
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-01
[patent_title] => Multi-chip wafer level packages and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 15/795276
[patent_app_country] => US
[patent_app_date] => 2017-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 32
[patent_no_of_words] => 9044
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15795276
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/795276 | Multi-chip wafer level packages and methods of forming the same | Oct 26, 2017 | Issued |
Array
(
[id] => 13754705
[patent_doc_number] => 10170304
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-01-01
[patent_title] => Self-aligned nanotube structures
[patent_app_type] => utility
[patent_app_number] => 15/793621
[patent_app_country] => US
[patent_app_date] => 2017-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 22
[patent_no_of_words] => 3854
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15793621
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/793621 | Self-aligned nanotube structures | Oct 24, 2017 | Issued |
Array
(
[id] => 14518731
[patent_doc_number] => 10336610
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-02
[patent_title] => Method for producing a micromechanical component
[patent_app_type] => utility
[patent_app_number] => 15/791007
[patent_app_country] => US
[patent_app_date] => 2017-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 6046
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15791007
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/791007 | Method for producing a micromechanical component | Oct 22, 2017 | Issued |
Array
(
[id] => 14191473
[patent_doc_number] => 20190115442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-18
[patent_title] => Transistor with Multi-Metal Gate
[patent_app_type] => utility
[patent_app_number] => 15/785625
[patent_app_country] => US
[patent_app_date] => 2017-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4234
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15785625
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/785625 | Transistor with multi-metal gate | Oct 16, 2017 | Issued |
Array
(
[id] => 13271245
[patent_doc_number] => 10147709
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-04
[patent_title] => Light emitting module
[patent_app_type] => utility
[patent_app_number] => 15/785399
[patent_app_country] => US
[patent_app_date] => 2017-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 3029
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15785399
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/785399 | Light emitting module | Oct 15, 2017 | Issued |
Array
(
[id] => 14644439
[patent_doc_number] => 10366969
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-30
[patent_title] => Integrated electronic device with transceiving antenna and magnetic interconnection
[patent_app_type] => utility
[patent_app_number] => 15/783710
[patent_app_country] => US
[patent_app_date] => 2017-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 30
[patent_no_of_words] => 12502
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15783710
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/783710 | Integrated electronic device with transceiving antenna and magnetic interconnection | Oct 12, 2017 | Issued |
Array
(
[id] => 15218351
[patent_doc_number] => 20190371862
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-05
[patent_title] => PHOTOELECTRIC CONVERSION ELEMENT, IMAGING ELEMENT, STACKED-TYPE IMAGING ELEMENT, AND SOLID-STATE IMAGING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/462788
[patent_app_country] => US
[patent_app_date] => 2017-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17606
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16462788
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/462788 | Photoelectric conversion element, imaging element, stacked-type imaging element, and solid-state imaging apparatus | Oct 9, 2017 | Issued |
Array
(
[id] => 12162455
[patent_doc_number] => 20180033721
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-01
[patent_title] => 'Package Structures and Method of Forming the Same'
[patent_app_type] => utility
[patent_app_number] => 15/728211
[patent_app_country] => US
[patent_app_date] => 2017-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 53
[patent_figures_cnt] => 53
[patent_no_of_words] => 8773
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15728211
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/728211 | Package structures and method of forming the same | Oct 8, 2017 | Issued |
Array
(
[id] => 14672283
[patent_doc_number] => 10374063
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-06
[patent_title] => FinFETs and methods for forming the same
[patent_app_type] => utility
[patent_app_number] => 15/722640
[patent_app_country] => US
[patent_app_date] => 2017-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 4469
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15722640
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/722640 | FinFETs and methods for forming the same | Oct 1, 2017 | Issued |