
Mark V. Prenty
Examiner (ID: 10336, Phone: (571)272-1843 , Office: P/2822 )
| Most Active Art Unit | 2822 |
| Art Unit(s) | 2503, 2814, 2899, 2822 |
| Total Applications | 3023 |
| Issued Applications | 2591 |
| Pending Applications | 61 |
| Abandoned Applications | 386 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6352200
[patent_doc_number] => 20100072523
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-25
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/629508
[patent_app_country] => US
[patent_app_date] => 2009-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 19544
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0072/20100072523.pdf
[firstpage_image] =>[orig_patent_app_number] => 12629508
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/629508 | Semiconductor device | Dec 1, 2009 | Issued |
Array
(
[id] => 6145367
[patent_doc_number] => 20110018049
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-27
[patent_title] => 'Charge trapping device and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/591763
[patent_app_country] => US
[patent_app_date] => 2009-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 3803
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0018/20110018049.pdf
[firstpage_image] =>[orig_patent_app_number] => 12591763
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/591763 | Charge trapping device and method for manufacturing the same | Nov 30, 2009 | Abandoned |
Array
(
[id] => 8713775
[patent_doc_number] => 08399917
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-03-19
[patent_title] => 'Semiconductor devices including buried gate electrodes including bitline shoulder attack protection and methods of forming such semiconductor devices'
[patent_app_type] => utility
[patent_app_number] => 12/591620
[patent_app_country] => US
[patent_app_date] => 2009-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 32
[patent_no_of_words] => 5511
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12591620
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/591620 | Semiconductor devices including buried gate electrodes including bitline shoulder attack protection and methods of forming such semiconductor devices | Nov 24, 2009 | Issued |
Array
(
[id] => 6004007
[patent_doc_number] => 20110057233
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-10
[patent_title] => 'Semiconductor component and method for manufacturing of the same'
[patent_app_type] => utility
[patent_app_number] => 12/591409
[patent_app_country] => US
[patent_app_date] => 2009-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5240
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0057/20110057233.pdf
[firstpage_image] =>[orig_patent_app_number] => 12591409
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/591409 | Semiconductor component and method for manufacturing of the same | Nov 17, 2009 | Abandoned |
Array
(
[id] => 6224653
[patent_doc_number] => 20100181567
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-22
[patent_title] => 'Semiconductor device including bonding pads and semiconductor package including the semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/591203
[patent_app_country] => US
[patent_app_date] => 2009-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6574
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0181/20100181567.pdf
[firstpage_image] =>[orig_patent_app_number] => 12591203
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/591203 | Semiconductor device including bonding pads and semiconductor package including the semiconductor device | Nov 11, 2009 | Issued |
Array
(
[id] => 8470399
[patent_doc_number] => 08299578
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-10-30
[patent_title] => 'High voltage bipolar transistor with bias shield'
[patent_app_type] => utility
[patent_app_number] => 12/590691
[patent_app_country] => US
[patent_app_date] => 2009-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 2925
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12590691
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/590691 | High voltage bipolar transistor with bias shield | Nov 11, 2009 | Issued |
Array
(
[id] => 9086870
[patent_doc_number] => 08558300
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-15
[patent_title] => 'Method for fabricating a flash memory cell utilizing a high-K metal gate process and related structure'
[patent_app_type] => utility
[patent_app_number] => 12/590370
[patent_app_country] => US
[patent_app_date] => 2009-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4622
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12590370
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/590370 | Method for fabricating a flash memory cell utilizing a high-K metal gate process and related structure | Nov 5, 2009 | Issued |
Array
(
[id] => 6271693
[patent_doc_number] => 20100117073
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-05-13
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/612021
[patent_app_country] => US
[patent_app_date] => 2009-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 25142
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0117/20100117073.pdf
[firstpage_image] =>[orig_patent_app_number] => 12612021
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/612021 | Semiconductor device and method for manufacturing the same | Nov 3, 2009 | Issued |
Array
(
[id] => 6518618
[patent_doc_number] => 20100123181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-05-20
[patent_title] => 'NONVOLATILE MEMORY DEVICES INCLUDING MULTIPLE CHARGE TRAPPING LAYERS'
[patent_app_type] => utility
[patent_app_number] => 12/612453
[patent_app_country] => US
[patent_app_date] => 2009-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6232
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0123/20100123181.pdf
[firstpage_image] =>[orig_patent_app_number] => 12612453
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/612453 | Nonvolatile memory devices including multiple charge trapping layers | Nov 3, 2009 | Issued |
Array
(
[id] => 8458476
[patent_doc_number] => 08294146
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-23
[patent_title] => 'ZnO-containing semiconductor layer and device using the same'
[patent_app_type] => utility
[patent_app_number] => 12/611234
[patent_app_country] => US
[patent_app_date] => 2009-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 5622
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12611234
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/611234 | ZnO-containing semiconductor layer and device using the same | Nov 2, 2009 | Issued |
Array
(
[id] => 5940835
[patent_doc_number] => 20110101455
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-05
[patent_title] => 'FINFET SPACER FORMATION BY ORIENTED IMPLANTATION'
[patent_app_type] => utility
[patent_app_number] => 12/611444
[patent_app_country] => US
[patent_app_date] => 2009-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3074
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0101/20110101455.pdf
[firstpage_image] =>[orig_patent_app_number] => 12611444
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/611444 | FinFET spacer formation by oriented implantation | Nov 2, 2009 | Issued |
Array
(
[id] => 8690510
[patent_doc_number] => 08390039
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-03-05
[patent_title] => 'Junction field effect transistor'
[patent_app_type] => utility
[patent_app_number] => 12/611055
[patent_app_country] => US
[patent_app_date] => 2009-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 4964
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12611055
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/611055 | Junction field effect transistor | Nov 1, 2009 | Issued |
Array
(
[id] => 8270816
[patent_doc_number] => 08212321
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-03
[patent_title] => 'Semiconductor device with feedback control'
[patent_app_type] => utility
[patent_app_number] => 12/609763
[patent_app_country] => US
[patent_app_date] => 2009-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 9122
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12609763
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/609763 | Semiconductor device with feedback control | Oct 29, 2009 | Issued |
Array
(
[id] => 9245847
[patent_doc_number] => 08610130
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-12-17
[patent_title] => 'Monolithic high voltage switching devices'
[patent_app_type] => utility
[patent_app_number] => 12/609406
[patent_app_country] => US
[patent_app_date] => 2009-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 5327
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12609406
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/609406 | Monolithic high voltage switching devices | Oct 29, 2009 | Issued |
Array
(
[id] => 8190009
[patent_doc_number] => 08183553
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-22
[patent_title] => 'Resistive switching memory element including doped silicon electrode'
[patent_app_type] => utility
[patent_app_number] => 12/608934
[patent_app_country] => US
[patent_app_date] => 2009-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 6048
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/183/08183553.pdf
[firstpage_image] =>[orig_patent_app_number] => 12608934
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/608934 | Resistive switching memory element including doped silicon electrode | Oct 28, 2009 | Issued |
Array
(
[id] => 8386599
[patent_doc_number] => 08263992
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-09-11
[patent_title] => 'Light emitting unit'
[patent_app_type] => utility
[patent_app_number] => 12/608051
[patent_app_country] => US
[patent_app_date] => 2009-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 5291
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12608051
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/608051 | Light emitting unit | Oct 28, 2009 | Issued |
Array
(
[id] => 5940805
[patent_doc_number] => 20110101425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-05
[patent_title] => 'SEMICONDUCTOR DEVICE WITH INCREASED SNAPBACK VOLTAGE'
[patent_app_type] => utility
[patent_app_number] => 12/608586
[patent_app_country] => US
[patent_app_date] => 2009-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9396
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0101/20110101425.pdf
[firstpage_image] =>[orig_patent_app_number] => 12608586
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/608586 | Semiconductor device with increased snapback voltage | Oct 28, 2009 | Issued |
Array
(
[id] => 5980242
[patent_doc_number] => 20110095392
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-04-28
[patent_title] => 'HIGH VOLTAGE RESISTANCE COUPLING STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 12/607230
[patent_app_country] => US
[patent_app_date] => 2009-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6609
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0095/20110095392.pdf
[firstpage_image] =>[orig_patent_app_number] => 12607230
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/607230 | High voltage resistance coupling structure | Oct 27, 2009 | Issued |
Array
(
[id] => 6304080
[patent_doc_number] => 20100109004
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-05-06
[patent_title] => 'THIN FILM TRANSISTOR SUBSTRATE AND DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/607190
[patent_app_country] => US
[patent_app_date] => 2009-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 8088
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0109/20100109004.pdf
[firstpage_image] =>[orig_patent_app_number] => 12607190
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/607190 | Thin film transistor substrate and display device | Oct 27, 2009 | Issued |
Array
(
[id] => 6422620
[patent_doc_number] => 20100102375
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-29
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/607600
[patent_app_country] => US
[patent_app_date] => 2009-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 4758
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0102/20100102375.pdf
[firstpage_image] =>[orig_patent_app_number] => 12607600
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/607600 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | Oct 27, 2009 | Abandoned |