Mark V Prenty

Array ( [id] => 4532552 [patent_doc_number] => 07923822 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-04-12 [patent_title] => 'Integrated circuit package system including shield' [patent_app_type] => utility [patent_app_number] => 12/762602 [patent_app_country] => US [patent_app_date] => 2010-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 6966 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/923/07923822.pdf [firstpage_image] =>[orig_patent_app_number] => 12762602 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6534745 [patent_doc_number] => 20100270683 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-28 [patent_title] => 'Semiconductor device and method of manufacturing semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/662335 [patent_app_country] => US [patent_app_date] => 2010-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4698 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0270/20100270683.pdf [firstpage_image] =>[orig_patent_app_number] => 12662335 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6586127 [patent_doc_number] => 20100308457 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-09 [patent_title] => 'Semiconductor apparatus and manufacturing method of the same' [patent_app_type] => utility [patent_app_number] => 12/662332 [patent_app_country] => US [patent_app_date] => 2010-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3742 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0308/20100308457.pdf [firstpage_image] =>[orig_patent_app_number] => 12662332 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6484973 [patent_doc_number] => 20100258933 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-14 [patent_title] => 'Semiconductor device, method of forming the same, and electronic device' [patent_app_type] => utility [patent_app_number] => 12/662333 [patent_app_country] => US [patent_app_date] => 2010-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 10125 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0258/20100258933.pdf [firstpage_image] =>[orig_patent_app_number] => 12662333 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6311328 [patent_doc_number] => 20100193925 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-05 [patent_title] => 'LEADFRAME FOR SEMICONDUCTOR PACKAGES' [patent_app_type] => utility [patent_app_number] => 12/758141 [patent_app_country] => US [patent_app_date] => 2010-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 2487 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20100193925.pdf [firstpage_image] =>[orig_patent_app_number] => 12758141 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6484928 [patent_doc_number] => 20100258931 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-14 [patent_title] => 'Semiconductor device and method of forming the same' [patent_app_type] => utility [patent_app_number] => 12/662188 [patent_app_country] => US [patent_app_date] => 2010-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 13247 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0258/20100258931.pdf [firstpage_image] =>[orig_patent_app_number] => 12662188 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4433536 [patent_doc_number] => 07969000 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-06-28 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/706295 [patent_app_country] => US [patent_app_date] => 2010-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 25 [patent_no_of_words] => 9697 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 301 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/969/07969000.pdf [firstpage_image] =>[orig_patent_app_number] => 12706295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6583158 [patent_doc_number] => 20100129971 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-27 [patent_title] => 'SEMICONDUCTOR DEVICE AND PRODUCTION METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/698303 [patent_app_country] => US [patent_app_date] => 2010-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 47 [patent_figures_cnt] => 47 [patent_no_of_words] => 25801 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0129/20100129971.pdf [firstpage_image] =>[orig_patent_app_number] => 12698303 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4503591 [patent_doc_number] => 07919838 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-04-05 [patent_title] => 'Integrated circuit package system with encapsulation lock and method of manufacture thereof' [patent_app_type] => utility [patent_app_number] => 12/690092 [patent_app_country] => US [patent_app_date] => 2010-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 7478 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/919/07919838.pdf [firstpage_image] =>[orig_patent_app_number] => 12690092 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6393388 [patent_doc_number] => 20100164090 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-01 [patent_title] => 'SEMICONDUCTOR PACKAGE APPARATUS AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/647500 [patent_app_country] => US [patent_app_date] => 2009-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2841 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0164/20100164090.pdf [firstpage_image] =>[orig_patent_app_number] => 12647500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8398961 [patent_doc_number] => 08269349 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-18 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/647221 [patent_app_country] => US [patent_app_date] => 2009-12-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 3562 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12647221 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5963492 [patent_doc_number] => 20110147915 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-23 [patent_title] => 'COMBINED POWER MESH TRANSITION AND SIGNAL OVERPASS/UNDERPASS' [patent_app_type] => utility [patent_app_number] => 12/646806 [patent_app_country] => US [patent_app_date] => 2009-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5661 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0147/20110147915.pdf [firstpage_image] =>[orig_patent_app_number] => 12646806 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8422260 [patent_doc_number] => 08278749 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-02 [patent_title] => 'Integrated antennas in wafer level package' [patent_app_type] => utility [patent_app_number] => 12/645969 [patent_app_country] => US [patent_app_date] => 2009-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 16 [patent_no_of_words] => 4722 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12645969 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8533898 [patent_doc_number] => 08310055 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-11-13 [patent_title] => 'Semiconductor devices having narrow conductive line patterns and related methods of forming such semiconductor devices' [patent_app_type] => utility [patent_app_number] => 12/645820 [patent_app_country] => US [patent_app_date] => 2009-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 38 [patent_no_of_words] => 14041 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12645820 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6396840 [patent_doc_number] => 20100164671 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-01 [patent_title] => 'INTEGRATED ELECTRONIC DEVICE WITH TRANSCEIVING ANTENNA AND MAGNETIC INTERCONNECTION' [patent_app_type] => utility [patent_app_number] => 12/645201 [patent_app_country] => US [patent_app_date] => 2009-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 13038 [patent_no_of_claims] => 66 [patent_no_of_ind_claims] => 17 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0164/20100164671.pdf [firstpage_image] =>[orig_patent_app_number] => 12645201 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5963462 [patent_doc_number] => 20110147911 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-23 [patent_title] => 'STACKABLE CIRCUIT STRUCTURES AND METHODS OF FABRICATION THEREOF' [patent_app_type] => utility [patent_app_number] => 12/644380 [patent_app_country] => US [patent_app_date] => 2009-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 13526 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0147/20110147911.pdf [firstpage_image] =>[orig_patent_app_number] => 12644380 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5963572 [patent_doc_number] => 20110147950 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-23 [patent_title] => 'METALLIZATION LAYER STRUCTURE FOR FLIP CHIP PACKAGE' [patent_app_type] => utility [patent_app_number] => 12/645150 [patent_app_country] => US [patent_app_date] => 2009-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1426 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0147/20110147950.pdf [firstpage_image] =>[orig_patent_app_number] => 12645150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8528289 [patent_doc_number] => 08304862 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-11-06 [patent_title] => 'Semiconductor package and manufacturing method of the same' [patent_app_type] => utility [patent_app_number] => 12/644390 [patent_app_country] => US [patent_app_date] => 2009-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 32 [patent_no_of_words] => 11375 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12644390 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6393403 [patent_doc_number] => 20100164093 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-01 [patent_title] => 'HEAT DISSIPATION IN TEMPERATURE CRITICAL DEVICE AREAS OF SEMICONDUCTOR DEVICES BY HEAT PIPES CONNECTING TO THE SUBSTRATE BACKSIDE' [patent_app_type] => utility [patent_app_number] => 12/642989 [patent_app_country] => US [patent_app_date] => 2009-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 11973 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0164/20100164093.pdf [firstpage_image] =>[orig_patent_app_number] => 12642989 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5963457 [patent_doc_number] => 20110147909 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-23 [patent_title] => 'SEMICONDCUTOR CHIP STACK AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/641333 [patent_app_country] => US [patent_app_date] => 2009-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3932 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0147/20110147909.pdf [firstpage_image] =>[orig_patent_app_number] => 12641333 [rel_patent_id] =>[rel_patent_doc_number] =>)