
Mark V. Prenty
Examiner (ID: 10336, Phone: (571)272-1843 , Office: P/2822 )
| Most Active Art Unit | 2822 |
| Art Unit(s) | 2503, 2814, 2899, 2822 |
| Total Applications | 3023 |
| Issued Applications | 2591 |
| Pending Applications | 61 |
| Abandoned Applications | 386 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 985799
[patent_doc_number] => 06924532
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-08-02
[patent_title] => 'Field-effect power transistor'
[patent_app_type] => utility
[patent_app_number] => 10/681437
[patent_app_country] => US
[patent_app_date] => 2003-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 4226
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/924/06924532.pdf
[firstpage_image] =>[orig_patent_app_number] => 10681437
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/681437 | Field-effect power transistor | Oct 7, 2003 | Issued |
Array
(
[id] => 708689
[patent_doc_number] => 07061072
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-06-13
[patent_title] => 'Integrated circuit inductors using driven shields'
[patent_app_type] => utility
[patent_app_number] => 10/678797
[patent_app_country] => US
[patent_app_date] => 2003-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 3613
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/061/07061072.pdf
[firstpage_image] =>[orig_patent_app_number] => 10678797
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/678797 | Integrated circuit inductors using driven shields | Oct 2, 2003 | Issued |
Array
(
[id] => 1050566
[patent_doc_number] => 06861700
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-03-01
[patent_title] => 'Eeprom with split gate source side injection'
[patent_app_type] => utility
[patent_app_number] => 10/674737
[patent_app_country] => US
[patent_app_date] => 2003-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 39
[patent_no_of_words] => 14416
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 20
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/861/06861700.pdf
[firstpage_image] =>[orig_patent_app_number] => 10674737
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/674737 | Eeprom with split gate source side injection | Sep 28, 2003 | Issued |
Array
(
[id] => 7278787
[patent_doc_number] => 20040061164
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-01
[patent_title] => 'Integrated DRAM process/structure using contact pillars'
[patent_app_type] => new
[patent_app_number] => 10/664547
[patent_app_country] => US
[patent_app_date] => 2003-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 11957
[patent_no_of_claims] => 53
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0061/20040061164.pdf
[firstpage_image] =>[orig_patent_app_number] => 10664547
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/664547 | Integrated DRAM process/structure using contact pillars | Sep 18, 2003 | Issued |
Array
(
[id] => 7280877
[patent_doc_number] => 20040063254
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-01
[patent_title] => 'Thin film transistor substrate and method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 10/659117
[patent_app_country] => US
[patent_app_date] => 2003-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3159
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0063/20040063254.pdf
[firstpage_image] =>[orig_patent_app_number] => 10659117
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/659117 | Thin film transistor structure | Sep 9, 2003 | Issued |
Array
(
[id] => 677051
[patent_doc_number] => 07087949
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-08-08
[patent_title] => 'Selective hemispherical silicon grain (HSG) conversion inhibitor for use during the manufacture of a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/658867
[patent_app_country] => US
[patent_app_date] => 2003-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 3865
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/087/07087949.pdf
[firstpage_image] =>[orig_patent_app_number] => 10658867
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/658867 | Selective hemispherical silicon grain (HSG) conversion inhibitor for use during the manufacture of a semiconductor device | Sep 7, 2003 | Issued |
Array
(
[id] => 651270
[patent_doc_number] => 07112847
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-09-26
[patent_title] => 'Smooth fin topology in a FinFET device'
[patent_app_type] => utility
[patent_app_number] => 10/653227
[patent_app_country] => US
[patent_app_date] => 2003-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 2634
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/112/07112847.pdf
[firstpage_image] =>[orig_patent_app_number] => 10653227
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/653227 | Smooth fin topology in a FinFET device | Sep 2, 2003 | Issued |
Array
(
[id] => 7191382
[patent_doc_number] => 20050040480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-24
[patent_title] => 'Thermal nitrogen distribution method to improve uniformity of highly doped ultra-thin gate capacitors'
[patent_app_type] => utility
[patent_app_number] => 10/652307
[patent_app_country] => US
[patent_app_date] => 2003-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2001
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0040/20050040480.pdf
[firstpage_image] =>[orig_patent_app_number] => 10652307
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/652307 | Thermal nitrogen distribution method to improve uniformity of highly doped ultra-thin gate capacitors | Sep 1, 2003 | Issued |
Array
(
[id] => 7135107
[patent_doc_number] => 20040043557
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-04
[patent_title] => 'Methods for making a dielectric stack in an integrated circuit'
[patent_app_type] => new
[patent_app_number] => 10/653737
[patent_app_country] => US
[patent_app_date] => 2003-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9198
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0043/20040043557.pdf
[firstpage_image] =>[orig_patent_app_number] => 10653737
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/653737 | Methods for making a dielectric stack in an integrated circuit | Sep 1, 2003 | Issued |
Array
(
[id] => 7130206
[patent_doc_number] => 20040041235
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-04
[patent_title] => 'Bipolar transistor and method for fabricating the same'
[patent_app_type] => new
[patent_app_number] => 10/650702
[patent_app_country] => US
[patent_app_date] => 2003-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9464
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0041/20040041235.pdf
[firstpage_image] =>[orig_patent_app_number] => 10650702
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/650702 | Bipolar transistor and method for fabricating the same | Aug 28, 2003 | Issued |
Array
(
[id] => 7380034
[patent_doc_number] => 20040036102
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-26
[patent_title] => 'Trench capacitor and method for fabricating the treanch capacitor'
[patent_app_type] => new
[patent_app_number] => 10/650817
[patent_app_country] => US
[patent_app_date] => 2003-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6025
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0036/20040036102.pdf
[firstpage_image] =>[orig_patent_app_number] => 10650817
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/650817 | Trench capacitor and method for fabricating the trench capacitor | Aug 27, 2003 | Issued |
Array
(
[id] => 7375286
[patent_doc_number] => 20040178425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-16
[patent_title] => 'Semiconductor device having fuse'
[patent_app_type] => new
[patent_app_number] => 10/649737
[patent_app_country] => US
[patent_app_date] => 2003-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2796
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0178/20040178425.pdf
[firstpage_image] =>[orig_patent_app_number] => 10649737
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/649737 | Semiconductor device having fuse | Aug 27, 2003 | Abandoned |
Array
(
[id] => 1063701
[patent_doc_number] => 06849915
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-02-01
[patent_title] => 'Light sensitive semiconductor package and fabrication method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/649847
[patent_app_country] => US
[patent_app_date] => 2003-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 2685
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/849/06849915.pdf
[firstpage_image] =>[orig_patent_app_number] => 10649847
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/649847 | Light sensitive semiconductor package and fabrication method thereof | Aug 25, 2003 | Issued |
Array
(
[id] => 951583
[patent_doc_number] => 06960788
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-11-01
[patent_title] => 'Image recognition device and liquid crystal display apparatus having the same'
[patent_app_type] => utility
[patent_app_number] => 10/649107
[patent_app_country] => US
[patent_app_date] => 2003-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4252
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/960/06960788.pdf
[firstpage_image] =>[orig_patent_app_number] => 10649107
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/649107 | Image recognition device and liquid crystal display apparatus having the same | Aug 25, 2003 | Issued |
| 10/646247 | MgO-based tunnel spin injectors | Aug 21, 2003 | Abandoned |
Array
(
[id] => 7456660
[patent_doc_number] => 20040119103
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-24
[patent_title] => 'Mosgated device with accumulated channel region and schottky contact'
[patent_app_type] => new
[patent_app_number] => 10/646667
[patent_app_country] => US
[patent_app_date] => 2003-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1888
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20040119103.pdf
[firstpage_image] =>[orig_patent_app_number] => 10646667
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/646667 | MOSgated device with accumulated channel region and Schottky contact | Aug 21, 2003 | Issued |
Array
(
[id] => 486953
[patent_doc_number] => RE039603
[patent_country] => US
[patent_kind] => E1
[patent_issue_date] => 2007-05-01
[patent_title] => 'Process for manufacturing semiconductor device and semiconductor wafer'
[patent_app_type] => reissue
[patent_app_number] => 10/645782
[patent_app_country] => US
[patent_app_date] => 2003-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 20
[patent_no_of_words] => 4419
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/RE/039/RE039603.pdf
[firstpage_image] =>[orig_patent_app_number] => 10645782
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/645782 | Process for manufacturing semiconductor device and semiconductor wafer | Aug 21, 2003 | Issued |
Array
(
[id] => 7379842
[patent_doc_number] => 20040036073
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-26
[patent_title] => 'Thin film transistor array panel'
[patent_app_type] => new
[patent_app_number] => 10/644917
[patent_app_country] => US
[patent_app_date] => 2003-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 59
[patent_figures_cnt] => 59
[patent_no_of_words] => 15861
[patent_no_of_claims] => 53
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0036/20040036073.pdf
[firstpage_image] =>[orig_patent_app_number] => 10644917
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/644917 | Thin film transistor array panel | Aug 20, 2003 | Issued |
Array
(
[id] => 993972
[patent_doc_number] => 06917073
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-07-12
[patent_title] => 'ONO flash memory array for improving a disturbance between adjacent memory cells'
[patent_app_type] => utility
[patent_app_number] => 10/643877
[patent_app_country] => US
[patent_app_date] => 2003-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1448
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/917/06917073.pdf
[firstpage_image] =>[orig_patent_app_number] => 10643877
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/643877 | ONO flash memory array for improving a disturbance between adjacent memory cells | Aug 19, 2003 | Issued |
Array
(
[id] => 7394942
[patent_doc_number] => 20040038468
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-02-26
[patent_title] => 'Forming strained source drain junction field effect transistors'
[patent_app_type] => new
[patent_app_number] => 10/644417
[patent_app_country] => US
[patent_app_date] => 2003-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1173
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0038/20040038468.pdf
[firstpage_image] =>[orig_patent_app_number] => 10644417
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/644417 | Forming strained source drain junction field effect transistors | Aug 19, 2003 | Issued |