
Mark W. Regn
Examiner (ID: 489, Phone: (571)270-5968 , Office: P/2697 )
| Most Active Art Unit | 2697 |
| Art Unit(s) | 2629, 2694, 2697, 2622 |
| Total Applications | 468 |
| Issued Applications | 311 |
| Pending Applications | 0 |
| Abandoned Applications | 159 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11365354
[patent_doc_number] => 20170003335
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-05
[patent_title] => 'Fault Location Method For Series-Compensated Double-Circuit Transmission Lines'
[patent_app_type] => utility
[patent_app_number] => 14/789042
[patent_app_country] => US
[patent_app_date] => 2015-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8348
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14789042
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/789042 | Fault location method for series-compensated double-circuit transmission lines | Jun 30, 2015 | Issued |
Array
(
[id] => 12040506
[patent_doc_number] => 09818741
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-14
[patent_title] => 'Structure and method to prevent EPI short between trenches in FINFET eDRAM'
[patent_app_type] => utility
[patent_app_number] => 14/755404
[patent_app_country] => US
[patent_app_date] => 2015-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 61
[patent_no_of_words] => 11783
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14755404
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/755404 | Structure and method to prevent EPI short between trenches in FINFET eDRAM | Jun 29, 2015 | Issued |
Array
(
[id] => 11366131
[patent_doc_number] => 20170004112
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-05
[patent_title] => 'DETECTING OPERATIONAL VARIANCES AND DETERMINING VARIANCE INTENSITIES'
[patent_app_type] => utility
[patent_app_number] => 14/788558
[patent_app_country] => US
[patent_app_date] => 2015-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9130
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14788558
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/788558 | DETECTING OPERATIONAL VARIANCES AND DETERMINING VARIANCE INTENSITIES | Jun 29, 2015 | Abandoned |
Array
(
[id] => 14424927
[patent_doc_number] => 10317261
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-11
[patent_title] => Systems and methods for controlling flow rate using differential pressure measurements
[patent_app_type] => utility
[patent_app_number] => 14/788681
[patent_app_country] => US
[patent_app_date] => 2015-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 18828
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 275
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14788681
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/788681 | Systems and methods for controlling flow rate using differential pressure measurements | Jun 29, 2015 | Issued |
Array
(
[id] => 14801465
[patent_doc_number] => 10403744
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-03
[patent_title] => Semiconductor devices comprising 2D-materials and methods of manufacture thereof
[patent_app_type] => utility
[patent_app_number] => 14/753851
[patent_app_country] => US
[patent_app_date] => 2015-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 21
[patent_no_of_words] => 9971
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14753851
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/753851 | Semiconductor devices comprising 2D-materials and methods of manufacture thereof | Jun 28, 2015 | Issued |
Array
(
[id] => 11687467
[patent_doc_number] => 09685517
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-20
[patent_title] => 'Semiconductor device, and method for producing the same'
[patent_app_type] => utility
[patent_app_number] => 14/732295
[patent_app_country] => US
[patent_app_date] => 2015-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 7229
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14732295
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/732295 | Semiconductor device, and method for producing the same | Jun 4, 2015 | Issued |
Array
(
[id] => 12113925
[patent_doc_number] => 09869914
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-16
[patent_title] => 'Array substrate and display device'
[patent_app_type] => utility
[patent_app_number] => 14/731428
[patent_app_country] => US
[patent_app_date] => 2015-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 6795
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14731428
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/731428 | Array substrate and display device | Jun 4, 2015 | Issued |
Array
(
[id] => 11050855
[patent_doc_number] => 20160247814
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-25
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/730340
[patent_app_country] => US
[patent_app_date] => 2015-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4070
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14730340
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/730340 | Semiconductor device and manufacturing method thereof | Jun 3, 2015 | Issued |
Array
(
[id] => 11612392
[patent_doc_number] => 09650240
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-05-16
[patent_title] => 'Component including two semiconductor elements, which are bonded to one another via a structured bonding layer, and method for manufacturing a component of this type'
[patent_app_type] => utility
[patent_app_number] => 14/730912
[patent_app_country] => US
[patent_app_date] => 2015-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 3161
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 250
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14730912
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/730912 | Component including two semiconductor elements, which are bonded to one another via a structured bonding layer, and method for manufacturing a component of this type | Jun 3, 2015 | Issued |
Array
(
[id] => 10472343
[patent_doc_number] => 20150357359
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-10
[patent_title] => 'SOLID STATE IMAGING DEVICE AND METHOD FOR MANUFACTURING SAME'
[patent_app_type] => utility
[patent_app_number] => 14/730616
[patent_app_country] => US
[patent_app_date] => 2015-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3667
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14730616
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/730616 | SOLID STATE IMAGING DEVICE AND METHOD FOR MANUFACTURING SAME | Jun 3, 2015 | Abandoned |
Array
(
[id] => 10378135
[patent_doc_number] => 20150263142
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-17
[patent_title] => 'THIN-FILM TRANSISTOR AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/729117
[patent_app_country] => US
[patent_app_date] => 2015-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3567
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14729117
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/729117 | Thin-film transistor and method for manufacturing the same | Jun 2, 2015 | Issued |
Array
(
[id] => 10472319
[patent_doc_number] => 20150357335
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-10
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/729395
[patent_app_country] => US
[patent_app_date] => 2015-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 7280
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14729395
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/729395 | Semiconductor device and method of manufacturing the same | Jun 2, 2015 | Issued |
Array
(
[id] => 11551701
[patent_doc_number] => 09620562
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-11
[patent_title] => 'Voltage-controlled magnetic anisotropy switching device using an external ferromagnetic biasing film'
[patent_app_type] => utility
[patent_app_number] => 14/728788
[patent_app_country] => US
[patent_app_date] => 2015-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 3715
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14728788
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/728788 | Voltage-controlled magnetic anisotropy switching device using an external ferromagnetic biasing film | Jun 1, 2015 | Issued |
Array
(
[id] => 10385286
[patent_doc_number] => 20150270293
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-24
[patent_title] => 'PIXEL STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 14/719326
[patent_app_country] => US
[patent_app_date] => 2015-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6314
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14719326
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/719326 | Pixel structure | May 21, 2015 | Issued |
Array
(
[id] => 10370443
[patent_doc_number] => 20150255448
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-10
[patent_title] => 'MOLD CHASE FOR INTEGRATED CIRCUIT PACKAGE ASSEMBLY AND ASSOCIATED TECHNIQUES AND CONFIGURATIONS'
[patent_app_type] => utility
[patent_app_number] => 14/720651
[patent_app_country] => US
[patent_app_date] => 2015-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7467
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14720651
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/720651 | Mold chase for integrated circuit package assembly and associated techniques and configurations | May 21, 2015 | Issued |
Array
(
[id] => 10455553
[patent_doc_number] => 20150340568
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-26
[patent_title] => 'Carrier, Carrier Leadframe, And Light Emitting Device'
[patent_app_type] => utility
[patent_app_number] => 14/720230
[patent_app_country] => US
[patent_app_date] => 2015-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 8156
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14720230
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/720230 | Carrier, carrier leadframe, and light emitting device | May 21, 2015 | Issued |
Array
(
[id] => 11240067
[patent_doc_number] => 09466714
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-11
[patent_title] => 'Vertical tunneling field-effect transistor cell with coaxially arranged gate contacts and drain contacts'
[patent_app_type] => utility
[patent_app_number] => 14/704592
[patent_app_country] => US
[patent_app_date] => 2015-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4052
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14704592
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/704592 | Vertical tunneling field-effect transistor cell with coaxially arranged gate contacts and drain contacts | May 4, 2015 | Issued |
Array
(
[id] => 11240065
[patent_doc_number] => 09466712
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-11
[patent_title] => 'Resurf semiconductor device charge balancing'
[patent_app_type] => utility
[patent_app_number] => 14/697963
[patent_app_country] => US
[patent_app_date] => 2015-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 19
[patent_no_of_words] => 8149
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14697963
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/697963 | Resurf semiconductor device charge balancing | Apr 27, 2015 | Issued |
Array
(
[id] => 10343635
[patent_doc_number] => 20150228639
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-13
[patent_title] => 'ELECTROSTATIC DISCHARGE PROTECTION DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/696785
[patent_app_country] => US
[patent_app_date] => 2015-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 8084
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14696785
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/696785 | Electrostatic discharge protection device | Apr 26, 2015 | Issued |
Array
(
[id] => 11118215
[patent_doc_number] => 20160315189
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-27
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/695864
[patent_app_country] => US
[patent_app_date] => 2015-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5622
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14695864
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/695864 | Semiconductor device and method for forming the same | Apr 23, 2015 | Issued |