
Mark W. Regn
Examiner (ID: 489, Phone: (571)270-5968 , Office: P/2697 )
| Most Active Art Unit | 2697 |
| Art Unit(s) | 2629, 2694, 2697, 2622 |
| Total Applications | 468 |
| Issued Applications | 311 |
| Pending Applications | 0 |
| Abandoned Applications | 159 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11286827
[patent_doc_number] => 09502689
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-22
[patent_title] => 'Organic light emitting display and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/651587
[patent_app_country] => US
[patent_app_date] => 2012-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 4100
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13651587
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/651587 | Organic light emitting display and method of manufacturing the same | Oct 14, 2012 | Issued |
Array
(
[id] => 8730345
[patent_doc_number] => 20130075914
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-28
[patent_title] => 'SEMICONDUCTOR ELEMENT'
[patent_app_type] => utility
[patent_app_number] => 13/627310
[patent_app_country] => US
[patent_app_date] => 2012-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 13445
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13627310
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/627310 | Semiconductor element | Sep 25, 2012 | Issued |
Array
(
[id] => 9381008
[patent_doc_number] => 20140084489
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-27
[patent_title] => 'ASSEMBLING THIN SILICON CHIPS ON A CONTACT LENS'
[patent_app_type] => utility
[patent_app_number] => 13/627574
[patent_app_country] => US
[patent_app_date] => 2012-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 9936
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13627574
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/627574 | Assembling thin silicon chips on a contact lens | Sep 25, 2012 | Issued |
Array
(
[id] => 8742537
[patent_doc_number] => 20130082254
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-04
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/626346
[patent_app_country] => US
[patent_app_date] => 2012-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 16502
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13626346
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/626346 | Semiconductor device | Sep 24, 2012 | Issued |
Array
(
[id] => 11807211
[patent_doc_number] => 09548295
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-17
[patent_title] => 'System and method for an integrated circuit having transistor segments'
[patent_app_type] => utility
[patent_app_number] => 13/625995
[patent_app_country] => US
[patent_app_date] => 2012-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 6068
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13625995
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/625995 | System and method for an integrated circuit having transistor segments | Sep 24, 2012 | Issued |
Array
(
[id] => 9627088
[patent_doc_number] => 08796772
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-05
[patent_title] => 'Precision resistor for non-planar semiconductor device architecture'
[patent_app_type] => utility
[patent_app_number] => 13/625698
[patent_app_country] => US
[patent_app_date] => 2012-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 56
[patent_no_of_words] => 7516
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13625698
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/625698 | Precision resistor for non-planar semiconductor device architecture | Sep 23, 2012 | Issued |
Array
(
[id] => 10016301
[patent_doc_number] => 09059322
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-16
[patent_title] => 'Semiconductor-on-insulator (SOI) deep trench capacitor'
[patent_app_type] => utility
[patent_app_number] => 13/625286
[patent_app_country] => US
[patent_app_date] => 2012-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5651
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13625286
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/625286 | Semiconductor-on-insulator (SOI) deep trench capacitor | Sep 23, 2012 | Issued |
Array
(
[id] => 8603930
[patent_doc_number] => 20130009242
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-10
[patent_title] => 'MOS DEVICE WITH LOW INJECTION DIODE'
[patent_app_type] => utility
[patent_app_number] => 13/610758
[patent_app_country] => US
[patent_app_date] => 2012-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 5668
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13610758
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/610758 | MOS device with low injection diode | Sep 10, 2012 | Issued |
Array
(
[id] => 8563583
[patent_doc_number] => 20120326154
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-27
[patent_title] => 'MANUFACTURING METHOD OF THIN FILM TRANSISTOR AND THIN FILM TRANSISTOR, AND DISPLAY'
[patent_app_type] => utility
[patent_app_number] => 13/606794
[patent_app_country] => US
[patent_app_date] => 2012-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7371
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13606794
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/606794 | MANUFACTURING METHOD OF THIN FILM TRANSISTOR AND THIN FILM TRANSISTOR, AND DISPLAY | Sep 6, 2012 | Abandoned |
Array
(
[id] => 10608690
[patent_doc_number] => 09328715
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-03
[patent_title] => 'Modular wind turbine having a rotating feature and method of use thereof'
[patent_app_type] => utility
[patent_app_number] => 13/603233
[patent_app_country] => US
[patent_app_date] => 2012-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 4298
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13603233
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/603233 | Modular wind turbine having a rotating feature and method of use thereof | Sep 3, 2012 | Issued |
| 13/594225 | INGAN CHANNEL N-POLAR GAN HEMT PROFILE | Aug 23, 2012 | Abandoned |
Array
(
[id] => 10145180
[patent_doc_number] => 09177995
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-03
[patent_title] => 'Vertical interconnect structure, memory device and associated production method'
[patent_app_type] => utility
[patent_app_number] => 13/591247
[patent_app_country] => US
[patent_app_date] => 2012-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 26
[patent_no_of_words] => 6113
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13591247
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/591247 | Vertical interconnect structure, memory device and associated production method | Aug 21, 2012 | Issued |
Array
(
[id] => 10073256
[patent_doc_number] => 09111617
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-08-18
[patent_title] => 'Three-dimensional semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 13/585963
[patent_app_country] => US
[patent_app_date] => 2012-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 10976
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13585963
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/585963 | Three-dimensional semiconductor memory device | Aug 14, 2012 | Issued |
Array
(
[id] => 9250348
[patent_doc_number] => 08614126
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-12-24
[patent_title] => 'Method of making a three-dimensional memory array with etch stop'
[patent_app_type] => utility
[patent_app_number] => 13/586413
[patent_app_country] => US
[patent_app_date] => 2012-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 4778
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13586413
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/586413 | Method of making a three-dimensional memory array with etch stop | Aug 14, 2012 | Issued |
Array
(
[id] => 11483249
[patent_doc_number] => 09589803
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-07
[patent_title] => 'Gate electrode of field effect transistor'
[patent_app_type] => utility
[patent_app_number] => 13/572494
[patent_app_country] => US
[patent_app_date] => 2012-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5004
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13572494
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/572494 | Gate electrode of field effect transistor | Aug 9, 2012 | Issued |
Array
(
[id] => 9303876
[patent_doc_number] => 20140042550
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-02-13
[patent_title] => 'INTEGRATED CIRCUITS WITH IMPROVED SPACERS AND METHODS FOR FABRICATING SAME'
[patent_app_type] => utility
[patent_app_number] => 13/572343
[patent_app_country] => US
[patent_app_date] => 2012-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2589
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13572343
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/572343 | Integrated circuits with improved spacers and methods for fabricating same | Aug 9, 2012 | Issued |
Array
(
[id] => 10047407
[patent_doc_number] => 09087812
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-21
[patent_title] => 'Composite semiconductor device with integrated diode'
[patent_app_type] => utility
[patent_app_number] => 13/544267
[patent_app_country] => US
[patent_app_date] => 2012-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 6263
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13544267
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/544267 | Composite semiconductor device with integrated diode | Jul 8, 2012 | Issued |
Array
(
[id] => 10888600
[patent_doc_number] => 08912596
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-16
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/543069
[patent_app_country] => US
[patent_app_date] => 2012-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 26
[patent_no_of_words] => 12013
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13543069
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/543069 | Semiconductor device | Jul 5, 2012 | Issued |
Array
(
[id] => 9844126
[patent_doc_number] => 08946041
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-03
[patent_title] => 'Methods for forming high gain tunable bipolar transistors'
[patent_app_type] => utility
[patent_app_number] => 13/534971
[patent_app_country] => US
[patent_app_date] => 2012-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 8347
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13534971
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/534971 | Methods for forming high gain tunable bipolar transistors | Jun 26, 2012 | Issued |
Array
(
[id] => 8450851
[patent_doc_number] => 20120261797
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-18
[patent_title] => 'LATERAL EPITAXIAL GROWN SOI IN DEEP TRENCH STRUCTURES AND METHODS OF MANUFACTURE'
[patent_app_type] => utility
[patent_app_number] => 13/530519
[patent_app_country] => US
[patent_app_date] => 2012-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4673
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13530519
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/530519 | Lateral epitaxial grown SOI in deep trench structures and methods of manufacture | Jun 21, 2012 | Issued |