
Marwan Ayash
Examiner (ID: 16933, Phone: (571)270-1179 , Office: P/2133 )
| Most Active Art Unit | 2133 |
| Art Unit(s) | 2133, 2185 |
| Total Applications | 421 |
| Issued Applications | 278 |
| Pending Applications | 27 |
| Abandoned Applications | 126 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7598129
[patent_doc_number] => 07584324
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-09-01
[patent_title] => 'Statistical based admission control technique using three random variable admission control'
[patent_app_type] => utility
[patent_app_number] => 11/203567
[patent_app_country] => US
[patent_app_date] => 2005-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 5009
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/584/07584324.pdf
[firstpage_image] =>[orig_patent_app_number] => 11203567
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/203567 | Statistical based admission control technique using three random variable admission control | Aug 11, 2005 | Issued |
Array
(
[id] => 5150415
[patent_doc_number] => 20070050475
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-01
[patent_title] => 'Network memory architecture'
[patent_app_type] => utility
[patent_app_number] => 11/202697
[patent_app_country] => US
[patent_app_date] => 2005-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9221
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0050/20070050475.pdf
[firstpage_image] =>[orig_patent_app_number] => 11202697
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/202697 | Network memory architecture for providing data based on local accessibility | Aug 11, 2005 | Issued |
Array
(
[id] => 5906699
[patent_doc_number] => 20060047886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-02
[patent_title] => 'Memory controller'
[patent_app_type] => utility
[patent_app_number] => 11/202938
[patent_app_country] => US
[patent_app_date] => 2005-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3457
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20060047886.pdf
[firstpage_image] =>[orig_patent_app_number] => 11202938
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/202938 | Memory controller | Aug 11, 2005 | Abandoned |
Array
(
[id] => 5155946
[patent_doc_number] => 20070038829
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-15
[patent_title] => 'Wait aware memory arbiter'
[patent_app_type] => utility
[patent_app_number] => 11/202708
[patent_app_country] => US
[patent_app_date] => 2005-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2251
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0038/20070038829.pdf
[firstpage_image] =>[orig_patent_app_number] => 11202708
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/202708 | Wait aware memory arbiter | Aug 10, 2005 | Abandoned |
Array
(
[id] => 836224
[patent_doc_number] => 07398355
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-07-08
[patent_title] => 'Avoiding locks by transactionally executing critical sections'
[patent_app_type] => utility
[patent_app_number] => 11/195093
[patent_app_country] => US
[patent_app_date] => 2005-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 4306
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/398/07398355.pdf
[firstpage_image] =>[orig_patent_app_number] => 11195093
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/195093 | Avoiding locks by transactionally executing critical sections | Jul 31, 2005 | Issued |
Array
(
[id] => 7232963
[patent_doc_number] => 20050262301
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-24
[patent_title] => 'Method and apparatus for delaying interfering accesses from other threads during transactional program execution'
[patent_app_type] => utility
[patent_app_number] => 11/189591
[patent_app_country] => US
[patent_app_date] => 2005-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6956
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0262/20050262301.pdf
[firstpage_image] =>[orig_patent_app_number] => 11189591
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/189591 | Method and apparatus for delaying interfering accesses from other threads during transactional program execution | Jul 24, 2005 | Abandoned |
Array
(
[id] => 5861470
[patent_doc_number] => 20060230136
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-12
[patent_title] => 'Intelligent auto-archiving'
[patent_app_type] => utility
[patent_app_number] => 11/173114
[patent_app_country] => US
[patent_app_date] => 2005-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4721
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0230/20060230136.pdf
[firstpage_image] =>[orig_patent_app_number] => 11173114
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/173114 | Intelligent auto-archiving | Jun 29, 2005 | Abandoned |
Array
(
[id] => 7057369
[patent_doc_number] => 20050278544
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-15
[patent_title] => 'Removable data storage medium and associated marketing interface'
[patent_app_type] => utility
[patent_app_number] => 11/151882
[patent_app_country] => US
[patent_app_date] => 2005-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7239
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0278/20050278544.pdf
[firstpage_image] =>[orig_patent_app_number] => 11151882
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/151882 | Removable data storage medium and associated marketing interface | Jun 12, 2005 | Abandoned |
Array
(
[id] => 599109
[patent_doc_number] => 07444490
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-10-28
[patent_title] => 'Apparatus, system, and method for modifying memory voltage and performance based on a measure of memory device stress'
[patent_app_type] => utility
[patent_app_number] => 11/148912
[patent_app_country] => US
[patent_app_date] => 2005-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6393
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/444/07444490.pdf
[firstpage_image] =>[orig_patent_app_number] => 11148912
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/148912 | Apparatus, system, and method for modifying memory voltage and performance based on a measure of memory device stress | Jun 8, 2005 | Issued |
Array
(
[id] => 5627050
[patent_doc_number] => 20060265555
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-23
[patent_title] => 'Methods and apparatus for sharing processor resources'
[patent_app_type] => utility
[patent_app_number] => 11/132656
[patent_app_country] => US
[patent_app_date] => 2005-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8299
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0265/20060265555.pdf
[firstpage_image] =>[orig_patent_app_number] => 11132656
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/132656 | Methods and apparatus for sharing processor resources | May 18, 2005 | Abandoned |
Array
(
[id] => 7255179
[patent_doc_number] => 20050273559
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-08
[patent_title] => 'Microprocessor architecture including unified cache debug unit'
[patent_app_type] => utility
[patent_app_number] => 11/132432
[patent_app_country] => US
[patent_app_date] => 2005-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3099
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0273/20050273559.pdf
[firstpage_image] =>[orig_patent_app_number] => 11132432
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/132432 | Microprocessor architecture including unified cache debug unit | May 18, 2005 | Abandoned |
Array
(
[id] => 5816528
[patent_doc_number] => 20060085619
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-04-20
[patent_title] => 'Apparatus and method for self-reconstructing system operating data'
[patent_app_type] => utility
[patent_app_number] => 11/133042
[patent_app_country] => US
[patent_app_date] => 2005-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3187
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0085/20060085619.pdf
[firstpage_image] =>[orig_patent_app_number] => 11133042
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/133042 | Apparatus and method for self-reconstructing system operating data | May 18, 2005 | Abandoned |
Array
(
[id] => 6619390
[patent_doc_number] => 20100064092
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-11
[patent_title] => 'INTERFACE FOR WRITING TO MEMORIES HAVING DIFFERENT WRITE TIMES'
[patent_app_type] => utility
[patent_app_number] => 11/132860
[patent_app_country] => US
[patent_app_date] => 2005-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9061
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20100064092.pdf
[firstpage_image] =>[orig_patent_app_number] => 11132860
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/132860 | Interface for writing to memories having different write times | May 18, 2005 | Issued |
Array
(
[id] => 5734563
[patent_doc_number] => 20060259680
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-16
[patent_title] => 'Virtualization engine load balancing'
[patent_app_type] => utility
[patent_app_number] => 11/128025
[patent_app_country] => US
[patent_app_date] => 2005-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4993
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0259/20060259680.pdf
[firstpage_image] =>[orig_patent_app_number] => 11128025
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/128025 | Load balancing using distributed front end and back end virtualization engines | May 10, 2005 | Issued |
Array
(
[id] => 5927885
[patent_doc_number] => 20060242368
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-26
[patent_title] => 'Method of Queuing and Related Apparatus'
[patent_app_type] => utility
[patent_app_number] => 10/908067
[patent_app_country] => US
[patent_app_date] => 2005-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 8564
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0242/20060242368.pdf
[firstpage_image] =>[orig_patent_app_number] => 10908067
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/908067 | Method of Queuing and Related Apparatus | Apr 25, 2005 | Abandoned |
Array
(
[id] => 5927910
[patent_doc_number] => 20060242382
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-26
[patent_title] => 'Apparatus and method for managing of common storage in a storage system'
[patent_app_type] => utility
[patent_app_number] => 11/114518
[patent_app_country] => US
[patent_app_date] => 2005-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7497
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0242/20060242382.pdf
[firstpage_image] =>[orig_patent_app_number] => 11114518
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/114518 | Managing common storage by allowing delayed allocation of storage after reclaiming reclaimable space in a logical volume | Apr 24, 2005 | Issued |
Array
(
[id] => 5852870
[patent_doc_number] => 20060236061
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-19
[patent_title] => 'Systems and methods for adaptively deriving storage policy and configuration rules'
[patent_app_type] => utility
[patent_app_number] => 11/108181
[patent_app_country] => US
[patent_app_date] => 2005-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10122
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0236/20060236061.pdf
[firstpage_image] =>[orig_patent_app_number] => 11108181
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/108181 | Systems and methods for adaptively deriving storage policy and configuration rules | Apr 17, 2005 | Abandoned |
Array
(
[id] => 258114
[patent_doc_number] => 07577802
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-08-18
[patent_title] => 'Accessing a reservable device by transiently clearing a persistent reservation on the device in multi-host system'
[patent_app_type] => utility
[patent_app_number] => 11/109217
[patent_app_country] => US
[patent_app_date] => 2005-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 5619
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/577/07577802.pdf
[firstpage_image] =>[orig_patent_app_number] => 11109217
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/109217 | Accessing a reservable device by transiently clearing a persistent reservation on the device in multi-host system | Apr 17, 2005 | Issued |
Array
(
[id] => 350722
[patent_doc_number] => 07496726
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-02-24
[patent_title] => 'Controlling contention via transactional timers among conflicting transactions issued by processors operating in insistent or polite mode'
[patent_app_type] => utility
[patent_app_number] => 11/110910
[patent_app_country] => US
[patent_app_date] => 2005-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 7044
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/496/07496726.pdf
[firstpage_image] =>[orig_patent_app_number] => 11110910
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/110910 | Controlling contention via transactional timers among conflicting transactions issued by processors operating in insistent or polite mode | Apr 17, 2005 | Issued |
Array
(
[id] => 6964952
[patent_doc_number] => 20050231849
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-20
[patent_title] => 'Graphical user interface for hard disk drive management in a data storage system'
[patent_app_type] => utility
[patent_app_number] => 11/101734
[patent_app_country] => US
[patent_app_date] => 2005-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4747
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0231/20050231849.pdf
[firstpage_image] =>[orig_patent_app_number] => 11101734
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/101734 | Graphical user interface for hard disk drive management in a data storage system | Apr 7, 2005 | Abandoned |