
Mary Ann Calabrese
Examiner (ID: 18530, Phone: (571)272-8704 , Office: P/2913 )
| Most Active Art Unit | 2913 |
| Art Unit(s) | 2931, 2913 |
| Total Applications | 4141 |
| Issued Applications | 3855 |
| Pending Applications | 21 |
| Abandoned Applications | 276 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5859043
[patent_doc_number] => 20060228847
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-12
[patent_title] => 'METHOD OF MANUFACTURING MOS TRANSISTORS'
[patent_app_type] => utility
[patent_app_number] => 10/907342
[patent_app_country] => US
[patent_app_date] => 2005-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 1924
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0228/20060228847.pdf
[firstpage_image] =>[orig_patent_app_number] => 10907342
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/907342 | Method of manufacturing MOS transistors | Mar 29, 2005 | Issued |
Array
(
[id] => 411537
[patent_doc_number] => 07282402
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-10-16
[patent_title] => 'Method of making a dual strained channel semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/093801
[patent_app_country] => US
[patent_app_date] => 2005-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 28
[patent_no_of_words] => 6856
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/282/07282402.pdf
[firstpage_image] =>[orig_patent_app_number] => 11093801
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/093801 | Method of making a dual strained channel semiconductor device | Mar 29, 2005 | Issued |
Array
(
[id] => 7597679
[patent_doc_number] => 07618898
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-11-17
[patent_title] => 'Method and apparatus for forming contact hole'
[patent_app_type] => utility
[patent_app_number] => 11/092611
[patent_app_country] => US
[patent_app_date] => 2005-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 25
[patent_no_of_words] => 4933
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/618/07618898.pdf
[firstpage_image] =>[orig_patent_app_number] => 11092611
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/092611 | Method and apparatus for forming contact hole | Mar 29, 2005 | Issued |
Array
(
[id] => 5859076
[patent_doc_number] => 20060228868
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-12
[patent_title] => 'ALD of amorphous lanthanide doped TiOx films'
[patent_app_type] => utility
[patent_app_number] => 11/092072
[patent_app_country] => US
[patent_app_date] => 2005-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9055
[patent_no_of_claims] => 51
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0228/20060228868.pdf
[firstpage_image] =>[orig_patent_app_number] => 11092072
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/092072 | ALD of amorphous lanthanide doped TiOx films | Mar 28, 2005 | Issued |
Array
(
[id] => 318643
[patent_doc_number] => 07521353
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-04-21
[patent_title] => 'Method for reducing dielectric overetch when making contact to conductive features'
[patent_app_type] => utility
[patent_app_number] => 11/089771
[patent_app_country] => US
[patent_app_date] => 2005-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 23
[patent_no_of_words] => 6487
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 19
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/521/07521353.pdf
[firstpage_image] =>[orig_patent_app_number] => 11089771
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/089771 | Method for reducing dielectric overetch when making contact to conductive features | Mar 24, 2005 | Issued |
Array
(
[id] => 917007
[patent_doc_number] => 07323377
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-01-29
[patent_title] => 'Increasing self-aligned contact areas in integrated circuits using a disposable spacer'
[patent_app_type] => utility
[patent_app_number] => 11/089732
[patent_app_country] => US
[patent_app_date] => 2005-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3437
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/323/07323377.pdf
[firstpage_image] =>[orig_patent_app_number] => 11089732
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/089732 | Increasing self-aligned contact areas in integrated circuits using a disposable spacer | Mar 24, 2005 | Issued |
Array
(
[id] => 1076911
[patent_doc_number] => 07615424
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-11-10
[patent_title] => 'Laser irradiation apparatus and method for manufacturing semiconductor device using the laser irradiation apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/087843
[patent_app_country] => US
[patent_app_date] => 2005-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 35
[patent_no_of_words] => 16057
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/615/07615424.pdf
[firstpage_image] =>[orig_patent_app_number] => 11087843
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/087843 | Laser irradiation apparatus and method for manufacturing semiconductor device using the laser irradiation apparatus | Mar 23, 2005 | Issued |
Array
(
[id] => 7228452
[patent_doc_number] => 20050269629
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-08
[patent_title] => 'Fin field effect transistors and methods of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/084922
[patent_app_country] => US
[patent_app_date] => 2005-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8107
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0269/20050269629.pdf
[firstpage_image] =>[orig_patent_app_number] => 11084922
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/084922 | Methods of fabricating fin field transistors | Mar 20, 2005 | Issued |
Array
(
[id] => 5691705
[patent_doc_number] => 20060151850
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-07-13
[patent_title] => 'Method of Forming A Power Amplifier'
[patent_app_type] => utility
[patent_app_number] => 10/907102
[patent_app_country] => US
[patent_app_date] => 2005-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2011
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0151/20060151850.pdf
[firstpage_image] =>[orig_patent_app_number] => 10907102
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/907102 | Method of Forming A Power Amplifier | Mar 20, 2005 | Abandoned |
Array
(
[id] => 7069699
[patent_doc_number] => 20050245084
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-03
[patent_title] => 'Filling high aspect ratio openings by enhanced electrochemical deposition (ECD)'
[patent_app_type] => utility
[patent_app_number] => 11/085971
[patent_app_country] => US
[patent_app_date] => 2005-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7623
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0245/20050245084.pdf
[firstpage_image] =>[orig_patent_app_number] => 11085971
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/085971 | Filling high aspect ratio openings by enhanced electrochemical deposition (ECD) | Mar 20, 2005 | Issued |
Array
(
[id] => 7197161
[patent_doc_number] => 20050164457
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-28
[patent_title] => 'Non-volatile memory devices and methods of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/086161
[patent_app_country] => US
[patent_app_date] => 2005-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3758
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0164/20050164457.pdf
[firstpage_image] =>[orig_patent_app_number] => 11086161
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/086161 | Non-volatile memory devices and methods of fabricating the same | Mar 20, 2005 | Abandoned |
Array
(
[id] => 769122
[patent_doc_number] => 07005363
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-28
[patent_title] => 'Method of forming a semi-insulating region'
[patent_app_type] => utility
[patent_app_number] => 10/907052
[patent_app_country] => US
[patent_app_date] => 2005-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5728
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/005/07005363.pdf
[firstpage_image] =>[orig_patent_app_number] => 10907052
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/907052 | Method of forming a semi-insulating region | Mar 17, 2005 | Issued |
Array
(
[id] => 493424
[patent_doc_number] => 07211464
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-05-01
[patent_title] => 'Doped elongated semiconductors, growing such semiconductors, devices including such semiconductors and fabricating such devices'
[patent_app_type] => utility
[patent_app_number] => 11/082372
[patent_app_country] => US
[patent_app_date] => 2005-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 90
[patent_no_of_words] => 40098
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 16
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/211/07211464.pdf
[firstpage_image] =>[orig_patent_app_number] => 11082372
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/082372 | Doped elongated semiconductors, growing such semiconductors, devices including such semiconductors and fabricating such devices | Mar 16, 2005 | Issued |
Array
(
[id] => 478454
[patent_doc_number] => 07223662
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-05-29
[patent_title] => 'Method of forming an epitaxial layer for raised drain and source regions by removing surface defects of the initial crystal surface'
[patent_app_type] => utility
[patent_app_number] => 11/082122
[patent_app_country] => US
[patent_app_date] => 2005-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 14
[patent_no_of_words] => 6577
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/223/07223662.pdf
[firstpage_image] =>[orig_patent_app_number] => 11082122
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/082122 | Method of forming an epitaxial layer for raised drain and source regions by removing surface defects of the initial crystal surface | Mar 15, 2005 | Issued |
Array
(
[id] => 7005322
[patent_doc_number] => 20050170635
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-04
[patent_title] => 'Semiconductor device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/078031
[patent_app_country] => US
[patent_app_date] => 2005-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3656
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0170/20050170635.pdf
[firstpage_image] =>[orig_patent_app_number] => 11078031
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/078031 | Semiconductor device and manufacturing method thereof | Mar 10, 2005 | Issued |
Array
(
[id] => 6952352
[patent_doc_number] => 20050227447
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-13
[patent_title] => 'Method for fabricating semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/078543
[patent_app_country] => US
[patent_app_date] => 2005-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2413
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0227/20050227447.pdf
[firstpage_image] =>[orig_patent_app_number] => 11078543
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/078543 | Method for fabricating semiconductor device | Mar 10, 2005 | Issued |
Array
(
[id] => 7248097
[patent_doc_number] => 20050272231
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-08
[patent_title] => 'Gate-all-around type of semiconductor device and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/074711
[patent_app_country] => US
[patent_app_date] => 2005-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 6193
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0272/20050272231.pdf
[firstpage_image] =>[orig_patent_app_number] => 11074711
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/074711 | Gate-all-around type of semiconductor device and method of fabricating the same | Mar 8, 2005 | Issued |
Array
(
[id] => 7183541
[patent_doc_number] => 20050161828
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-28
[patent_title] => 'Method for making a semiconductor device having increased conductive material reliability'
[patent_app_type] => utility
[patent_app_number] => 11/077252
[patent_app_country] => US
[patent_app_date] => 2005-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3467
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0161/20050161828.pdf
[firstpage_image] =>[orig_patent_app_number] => 11077252
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/077252 | Method for making a semiconductor device having increased conductive material reliability | Mar 8, 2005 | Issued |
Array
(
[id] => 587728
[patent_doc_number] => 07446415
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-11-04
[patent_title] => 'Method for filling electrically different features'
[patent_app_type] => utility
[patent_app_number] => 11/075770
[patent_app_country] => US
[patent_app_date] => 2005-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 5148
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 36
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/446/07446415.pdf
[firstpage_image] =>[orig_patent_app_number] => 11075770
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/075770 | Method for filling electrically different features | Mar 8, 2005 | Issued |
Array
(
[id] => 6944913
[patent_doc_number] => 20050196962
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-08
[patent_title] => 'Method for forming a self-aligned germanide and devices obtained thereof'
[patent_app_type] => utility
[patent_app_number] => 11/079022
[patent_app_country] => US
[patent_app_date] => 2005-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 5927
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0196/20050196962.pdf
[firstpage_image] =>[orig_patent_app_number] => 11079022
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/079022 | Method for forming a self-aligned germanide and devices obtained thereof | Mar 7, 2005 | Abandoned |