
Mary Ann Calabrese
Examiner (ID: 18530, Phone: (571)272-8704 , Office: P/2913 )
| Most Active Art Unit | 2913 |
| Art Unit(s) | 2931, 2913 |
| Total Applications | 4141 |
| Issued Applications | 3855 |
| Pending Applications | 21 |
| Abandoned Applications | 276 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7530354
[patent_doc_number] => 07842576
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-30
[patent_title] => 'Semiconductor device including first and second sidewalls and method of manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/588931
[patent_app_country] => US
[patent_app_date] => 2009-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 5137
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 250
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/842/07842576.pdf
[firstpage_image] =>[orig_patent_app_number] => 12588931
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/588931 | Semiconductor device including first and second sidewalls and method of manufacturing semiconductor device | Nov 2, 2009 | Issued |
Array
(
[id] => 4629288
[patent_doc_number] => 08008174
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-30
[patent_title] => 'Continuous feed chemical vapor deposition'
[patent_app_type] => utility
[patent_app_number] => 12/577641
[patent_app_country] => US
[patent_app_date] => 2009-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 27
[patent_no_of_words] => 20801
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/008/08008174.pdf
[firstpage_image] =>[orig_patent_app_number] => 12577641
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/577641 | Continuous feed chemical vapor deposition | Oct 11, 2009 | Issued |
Array
(
[id] => 6352729
[patent_doc_number] => 20100022080
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-28
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/568751
[patent_app_country] => US
[patent_app_date] => 2009-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5766
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0022/20100022080.pdf
[firstpage_image] =>[orig_patent_app_number] => 12568751
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/568751 | METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE | Sep 28, 2009 | Abandoned |
Array
(
[id] => 4513907
[patent_doc_number] => 07910399
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-03-22
[patent_title] => 'Thermal management and method for large scale processing of CIS and/or CIGS based thin films overlying glass substrates'
[patent_app_type] => utility
[patent_app_number] => 12/568641
[patent_app_country] => US
[patent_app_date] => 2009-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 6569
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/910/07910399.pdf
[firstpage_image] =>[orig_patent_app_number] => 12568641
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/568641 | Thermal management and method for large scale processing of CIS and/or CIGS based thin films overlying glass substrates | Sep 27, 2009 | Issued |
Array
(
[id] => 62806
[patent_doc_number] => 07763529
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-27
[patent_title] => 'Method of fabricating silicon carbide (SiC) layer'
[patent_app_type] => utility
[patent_app_number] => 12/585811
[patent_app_country] => US
[patent_app_date] => 2009-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2190
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/763/07763529.pdf
[firstpage_image] =>[orig_patent_app_number] => 12585811
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/585811 | Method of fabricating silicon carbide (SiC) layer | Sep 24, 2009 | Issued |
Array
(
[id] => 6247079
[patent_doc_number] => 20100025685
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-04
[patent_title] => 'Method and apparatus for forming contact hole'
[patent_app_type] => utility
[patent_app_number] => 12/585789
[patent_app_country] => US
[patent_app_date] => 2009-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4966
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0025/20100025685.pdf
[firstpage_image] =>[orig_patent_app_number] => 12585789
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/585789 | Method and apparatus for forming contact hole | Sep 23, 2009 | Abandoned |
Array
(
[id] => 7518826
[patent_doc_number] => 07972927
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-07-05
[patent_title] => 'Method of manufacturing a nonvolatile semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 12/540663
[patent_app_country] => US
[patent_app_date] => 2009-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 36
[patent_no_of_words] => 6317
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/972/07972927.pdf
[firstpage_image] =>[orig_patent_app_number] => 12540663
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/540663 | Method of manufacturing a nonvolatile semiconductor memory device | Aug 12, 2009 | Issued |
Array
(
[id] => 72680
[patent_doc_number] => 07755146
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-13
[patent_title] => 'Formation of standard voltage threshold and low voltage threshold MOSFET devices'
[patent_app_type] => utility
[patent_app_number] => 12/512631
[patent_app_country] => US
[patent_app_date] => 2009-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 17
[patent_no_of_words] => 5607
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/755/07755146.pdf
[firstpage_image] =>[orig_patent_app_number] => 12512631
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/512631 | Formation of standard voltage threshold and low voltage threshold MOSFET devices | Jul 29, 2009 | Issued |
Array
(
[id] => 4444487
[patent_doc_number] => 07863061
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-01-04
[patent_title] => 'Surface emitting laser manufacturing method, surface emitting laser array manufacturing method, surface emitting laser, surface emitting laser array, and optical apparatus including surface emitting laser array'
[patent_app_type] => utility
[patent_app_number] => 12/509635
[patent_app_country] => US
[patent_app_date] => 2009-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 48
[patent_no_of_words] => 11541
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/863/07863061.pdf
[firstpage_image] =>[orig_patent_app_number] => 12509635
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/509635 | Surface emitting laser manufacturing method, surface emitting laser array manufacturing method, surface emitting laser, surface emitting laser array, and optical apparatus including surface emitting laser array | Jul 26, 2009 | Issued |
Array
(
[id] => 13420
[patent_doc_number] => 07807485
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-05
[patent_title] => 'Process for producing surface emitting laser, process for producing surface emitting laser array, and optical apparatus including surface emitting laser array produced by the process'
[patent_app_type] => utility
[patent_app_number] => 12/509551
[patent_app_country] => US
[patent_app_date] => 2009-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 31
[patent_no_of_words] => 6509
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/807/07807485.pdf
[firstpage_image] =>[orig_patent_app_number] => 12509551
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/509551 | Process for producing surface emitting laser, process for producing surface emitting laser array, and optical apparatus including surface emitting laser array produced by the process | Jul 26, 2009 | Issued |
Array
(
[id] => 8005833
[patent_doc_number] => 08084317
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-12-27
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/503815
[patent_app_country] => US
[patent_app_date] => 2009-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4034
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/084/08084317.pdf
[firstpage_image] =>[orig_patent_app_number] => 12503815
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/503815 | Semiconductor device and method of manufacturing the same | Jul 14, 2009 | Issued |
Array
(
[id] => 5989279
[patent_doc_number] => 20110012209
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-20
[patent_title] => 'GATE STRUCTURE AND METHOD OF MAKING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/502235
[patent_app_country] => US
[patent_app_date] => 2009-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2481
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0012/20110012209.pdf
[firstpage_image] =>[orig_patent_app_number] => 12502235
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/502235 | Gate structure and method of making the same | Jul 13, 2009 | Issued |
Array
(
[id] => 6464238
[patent_doc_number] => 20100006999
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-14
[patent_title] => 'SUBSTRATE BONDING METHOD AND ELECTRONIC COMPONENT THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/502735
[patent_app_country] => US
[patent_app_date] => 2009-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6831
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0006/20100006999.pdf
[firstpage_image] =>[orig_patent_app_number] => 12502735
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/502735 | Substrate bonding method and electronic component thereof | Jul 13, 2009 | Issued |
Array
(
[id] => 6372194
[patent_doc_number] => 20100075483
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-25
[patent_title] => 'METHOD FOR MANUFACTURING NITRIDE SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/501511
[patent_app_country] => US
[patent_app_date] => 2009-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7441
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0075/20100075483.pdf
[firstpage_image] =>[orig_patent_app_number] => 12501511
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/501511 | Method for manufacturing nitride semiconductor device | Jul 12, 2009 | Issued |
Array
(
[id] => 6490004
[patent_doc_number] => 20100009531
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-14
[patent_title] => 'METHODS OF FORMING A CONTACT STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 12/499832
[patent_app_country] => US
[patent_app_date] => 2009-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 13143
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20100009531.pdf
[firstpage_image] =>[orig_patent_app_number] => 12499832
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/499832 | Methods of forming a contact structure | Jul 8, 2009 | Issued |
Array
(
[id] => 6587436
[patent_doc_number] => 20100047999
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-25
[patent_title] => 'WORKING METHOD FOR AN OPTICAL DEVICE WAFER'
[patent_app_type] => utility
[patent_app_number] => 12/500162
[patent_app_country] => US
[patent_app_date] => 2009-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7405
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20100047999.pdf
[firstpage_image] =>[orig_patent_app_number] => 12500162
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/500162 | Working method for an optical device wafer | Jul 8, 2009 | Issued |
Array
(
[id] => 7965875
[patent_doc_number] => 07939421
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-05-10
[patent_title] => 'Method for fabricating integrated circuit structures'
[patent_app_type] => utility
[patent_app_number] => 12/499622
[patent_app_country] => US
[patent_app_date] => 2009-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 3382
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/939/07939421.pdf
[firstpage_image] =>[orig_patent_app_number] => 12499622
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/499622 | Method for fabricating integrated circuit structures | Jul 7, 2009 | Issued |
Array
(
[id] => 6220974
[patent_doc_number] => 20100055882
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-04
[patent_title] => 'Junction Termination Extension with Controllable Doping Profile and Controllable Width for High-Voltage Electronic Devices'
[patent_app_type] => utility
[patent_app_number] => 12/497721
[patent_app_country] => US
[patent_app_date] => 2009-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7374
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0055/20100055882.pdf
[firstpage_image] =>[orig_patent_app_number] => 12497721
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/497721 | Method for fabricating junction termination extension with formation of photosensitive dopant mask to control doping profile and lateral width for high-voltage electronic devices | Jul 5, 2009 | Issued |
Array
(
[id] => 6293111
[patent_doc_number] => 20100159663
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-24
[patent_title] => 'METHOD OF FABRICATING HIGH INTEGRATED SEMICONDUCTOR APPARATUS, AND SEMICONDUCTOR APPARATUS FABRICATED THEREBY'
[patent_app_type] => utility
[patent_app_number] => 12/495711
[patent_app_country] => US
[patent_app_date] => 2009-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3073
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0159/20100159663.pdf
[firstpage_image] =>[orig_patent_app_number] => 12495711
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/495711 | Method of fabricating high integrated semiconductor apparatus, and semiconductor apparatus fabricated thereby | Jun 29, 2009 | Issued |
Array
(
[id] => 6375159
[patent_doc_number] => 20100081248
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-01
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/495731
[patent_app_country] => US
[patent_app_date] => 2009-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2290
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0081/20100081248.pdf
[firstpage_image] =>[orig_patent_app_number] => 12495731
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/495731 | METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE | Jun 29, 2009 | Abandoned |