
Mary Ann Calabrese
Examiner (ID: 18530, Phone: (571)272-8704 , Office: P/2913 )
| Most Active Art Unit | 2913 |
| Art Unit(s) | 2931, 2913 |
| Total Applications | 4141 |
| Issued Applications | 3855 |
| Pending Applications | 21 |
| Abandoned Applications | 276 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4708060
[patent_doc_number] => 20080296586
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'COMPOSITE WAFERS HAVING BULK-QUALITY SEMICONDUCTOR LAYERS AND METHOD OF MANUFACTURING THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/018131
[patent_app_country] => US
[patent_app_date] => 2008-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8289
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0296/20080296586.pdf
[firstpage_image] =>[orig_patent_app_number] => 12018131
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/018131 | Composite wafers having bulk-quality semiconductor layers and method of manufacturing thereof | Jan 21, 2008 | Issued |
Array
(
[id] => 4537686
[patent_doc_number] => 07888705
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-02-15
[patent_title] => 'Methods for defining dynamic array section with manufacturing assurance halo and apparatus implementing the same'
[patent_app_type] => utility
[patent_app_number] => 12/013366
[patent_app_country] => US
[patent_app_date] => 2008-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 75
[patent_figures_cnt] => 77
[patent_no_of_words] => 31871
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/888/07888705.pdf
[firstpage_image] =>[orig_patent_app_number] => 12013366
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/013366 | Methods for defining dynamic array section with manufacturing assurance halo and apparatus implementing the same | Jan 10, 2008 | Issued |
Array
(
[id] => 4708065
[patent_doc_number] => 20080296591
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'Conductor Structure, Pixel Structure, and Methods of Forming the Same'
[patent_app_type] => utility
[patent_app_number] => 11/972086
[patent_app_country] => US
[patent_app_date] => 2008-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 11579
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0296/20080296591.pdf
[firstpage_image] =>[orig_patent_app_number] => 11972086
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/972086 | Conductor structure, pixel structure, and methods of forming the same | Jan 9, 2008 | Issued |
Array
(
[id] => 4965341
[patent_doc_number] => 20080108161
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-08
[patent_title] => 'METHOD FOR MANUFACTURING VERTICAL LIGHT-EMITTING DIODE'
[patent_app_type] => utility
[patent_app_number] => 11/971861
[patent_app_country] => US
[patent_app_date] => 2008-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2529
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20080108161.pdf
[firstpage_image] =>[orig_patent_app_number] => 11971861
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/971861 | Method for manufacturing vertical light-emitting diode | Jan 8, 2008 | Issued |
Array
(
[id] => 7555383
[patent_doc_number] => 08067284
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-11-29
[patent_title] => 'Oxynitride bilayer formed using a precursor inducing a high charge trap density in a top layer of the bilayer'
[patent_app_type] => utility
[patent_app_number] => 12/006961
[patent_app_country] => US
[patent_app_date] => 2008-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5202
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/067/08067284.pdf
[firstpage_image] =>[orig_patent_app_number] => 12006961
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/006961 | Oxynitride bilayer formed using a precursor inducing a high charge trap density in a top layer of the bilayer | Jan 7, 2008 | Issued |
Array
(
[id] => 4952570
[patent_doc_number] => 20080185594
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-07
[patent_title] => 'METHOD FOR MANUFACTURING ELECTRONIC DEVICES INTEGRATED IN A SEMICONDUCTOR SUBSTRATE AND CORRESPONDING DEVICES'
[patent_app_type] => utility
[patent_app_number] => 11/971155
[patent_app_country] => US
[patent_app_date] => 2008-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4144
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0185/20080185594.pdf
[firstpage_image] =>[orig_patent_app_number] => 11971155
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/971155 | Method for manufacturing electronic devices integrated in a semiconductor substrate and corresponding devices | Jan 7, 2008 | Issued |
Array
(
[id] => 4749018
[patent_doc_number] => 20080157088
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-03
[patent_title] => 'Thin film transistor array substrate and method for fabricating same'
[patent_app_type] => utility
[patent_app_number] => 12/005715
[patent_app_country] => US
[patent_app_date] => 2007-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3208
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0157/20080157088.pdf
[firstpage_image] =>[orig_patent_app_number] => 12005715
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/005715 | Thin film transistor array substrate and method for fabricating same | Dec 27, 2007 | Issued |
Array
(
[id] => 4870616
[patent_doc_number] => 20080197350
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-21
[patent_title] => 'Thin film transistor and method of forming the same'
[patent_app_type] => utility
[patent_app_number] => 12/005395
[patent_app_country] => US
[patent_app_date] => 2007-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6411
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0197/20080197350.pdf
[firstpage_image] =>[orig_patent_app_number] => 12005395
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/005395 | Thin film transistor and method of forming the same | Dec 26, 2007 | Issued |
Array
(
[id] => 7522980
[patent_doc_number] => 08026136
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-09-27
[patent_title] => 'Methods of forming low hydrogen concentration charge-trapping layer structures for non-volatile memory'
[patent_app_type] => utility
[patent_app_number] => 11/964322
[patent_app_country] => US
[patent_app_date] => 2007-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 5449
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/026/08026136.pdf
[firstpage_image] =>[orig_patent_app_number] => 11964322
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/964322 | Methods of forming low hydrogen concentration charge-trapping layer structures for non-volatile memory | Dec 25, 2007 | Issued |
Array
(
[id] => 5563223
[patent_doc_number] => 20090136075
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-28
[patent_title] => 'VIBRATION SPEAKER AND A PORTABLE ELECTRONIC DEVICE COMPRISING THE VIBRATION SPEAKER'
[patent_app_type] => utility
[patent_app_number] => 11/961246
[patent_app_country] => US
[patent_app_date] => 2007-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5483
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0136/20090136075.pdf
[firstpage_image] =>[orig_patent_app_number] => 11961246
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/961246 | Vibration speaker and a portable electronic device comprising the vibration speaker | Dec 19, 2007 | Issued |
Array
(
[id] => 53889
[patent_doc_number] => 07767579
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-03
[patent_title] => 'Protection of SiGe during etch and clean operations'
[patent_app_type] => utility
[patent_app_number] => 11/954802
[patent_app_country] => US
[patent_app_date] => 2007-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 2165
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/767/07767579.pdf
[firstpage_image] =>[orig_patent_app_number] => 11954802
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/954802 | Protection of SiGe during etch and clean operations | Dec 11, 2007 | Issued |
Array
(
[id] => 5441454
[patent_doc_number] => 20090093093
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-09
[patent_title] => 'METHOD OF FABRICATING THIN FILM TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 11/954082
[patent_app_country] => US
[patent_app_date] => 2007-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2488
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0093/20090093093.pdf
[firstpage_image] =>[orig_patent_app_number] => 11954082
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/954082 | Method of fabricating thin film transistor | Dec 10, 2007 | Issued |
Array
(
[id] => 4778936
[patent_doc_number] => 20080286934
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-20
[patent_title] => 'METHOD OF FORMING A TRENCH CAPACITOR'
[patent_app_type] => utility
[patent_app_number] => 11/953481
[patent_app_country] => US
[patent_app_date] => 2007-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2271
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0286/20080286934.pdf
[firstpage_image] =>[orig_patent_app_number] => 11953481
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/953481 | Method of forming a trench capacitor | Dec 9, 2007 | Issued |
Array
(
[id] => 132688
[patent_doc_number] => 07696108
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-04-13
[patent_title] => 'Method of forming shadow layer on the wafer bevel'
[patent_app_type] => utility
[patent_app_number] => 11/953072
[patent_app_country] => US
[patent_app_date] => 2007-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2163
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/696/07696108.pdf
[firstpage_image] =>[orig_patent_app_number] => 11953072
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/953072 | Method of forming shadow layer on the wafer bevel | Dec 8, 2007 | Issued |
Array
(
[id] => 5421528
[patent_doc_number] => 20090147983
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-11
[patent_title] => 'METHOD AND SYSTEM OF A LINKAGE ASSEMBLY FOR USE IN AN ELECTROACOUSTIC TRANSDUCER'
[patent_app_type] => utility
[patent_app_number] => 11/952913
[patent_app_country] => US
[patent_app_date] => 2007-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2656
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0147/20090147983.pdf
[firstpage_image] =>[orig_patent_app_number] => 11952913
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/952913 | METHOD AND SYSTEM OF A LINKAGE ASSEMBLY FOR USE IN AN ELECTROACOUSTIC TRANSDUCER | Dec 6, 2007 | Abandoned |
Array
(
[id] => 63778
[patent_doc_number] => 07759234
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-20
[patent_title] => 'Method for fabricating semiconductor device with recess gate'
[patent_app_type] => utility
[patent_app_number] => 11/952431
[patent_app_country] => US
[patent_app_date] => 2007-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 1715
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/759/07759234.pdf
[firstpage_image] =>[orig_patent_app_number] => 11952431
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/952431 | Method for fabricating semiconductor device with recess gate | Dec 6, 2007 | Issued |
Array
(
[id] => 281766
[patent_doc_number] => 07553766
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-30
[patent_title] => 'Method of fabricating semiconductor integrated circuit device'
[patent_app_type] => utility
[patent_app_number] => 11/950152
[patent_app_country] => US
[patent_app_date] => 2007-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 7122
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 499
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/553/07553766.pdf
[firstpage_image] =>[orig_patent_app_number] => 11950152
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/950152 | Method of fabricating semiconductor integrated circuit device | Dec 3, 2007 | Issued |
Array
(
[id] => 42513
[patent_doc_number] => 07781243
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-24
[patent_title] => 'Method of manufacturing display substrate, method of patterning inorganic layer and method of manufacturing display device using the same'
[patent_app_type] => utility
[patent_app_number] => 11/949431
[patent_app_country] => US
[patent_app_date] => 2007-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 4796
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/781/07781243.pdf
[firstpage_image] =>[orig_patent_app_number] => 11949431
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/949431 | Method of manufacturing display substrate, method of patterning inorganic layer and method of manufacturing display device using the same | Dec 2, 2007 | Issued |
Array
(
[id] => 7593278
[patent_doc_number] => 07651922
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-01-26
[patent_title] => 'Semiconductor device fabrication method'
[patent_app_type] => utility
[patent_app_number] => 11/948211
[patent_app_country] => US
[patent_app_date] => 2007-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 24
[patent_no_of_words] => 7686
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/651/07651922.pdf
[firstpage_image] =>[orig_patent_app_number] => 11948211
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/948211 | Semiconductor device fabrication method | Nov 29, 2007 | Issued |
Array
(
[id] => 63803
[patent_doc_number] => 07759245
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-20
[patent_title] => 'Semiconductor device fabricating method'
[patent_app_type] => utility
[patent_app_number] => 11/948932
[patent_app_country] => US
[patent_app_date] => 2007-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2619
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/759/07759245.pdf
[firstpage_image] =>[orig_patent_app_number] => 11948932
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/948932 | Semiconductor device fabricating method | Nov 29, 2007 | Issued |