
Mary C. Jacob
Examiner (ID: 2096)
| Most Active Art Unit | 2123 |
| Art Unit(s) | 2123, OPQA |
| Total Applications | 308 |
| Issued Applications | 224 |
| Pending Applications | 10 |
| Abandoned Applications | 78 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7374282
[patent_doc_number] => 20040080520
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-29
[patent_title] => 'Methods and apparatus for generating a data structure indicative of an alarm system circuit'
[patent_app_type] => new
[patent_app_number] => 10/439048
[patent_app_country] => US
[patent_app_date] => 2003-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 68
[patent_figures_cnt] => 68
[patent_no_of_words] => 16613
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 10439048
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/439048 | Methods and apparatus for generating a data structure indicative of an alarm system circuit | May 14, 2003 | Abandoned |
Array
(
[id] => 7392439
[patent_doc_number] => 20040083452
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-29
[patent_title] => 'Method and system for predicting multi-variable outcomes'
[patent_app_type] => new
[patent_app_number] => 10/400372
[patent_app_country] => US
[patent_app_date] => 2003-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 15563
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0083/20040083452.pdf
[firstpage_image] =>[orig_patent_app_number] => 10400372
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/400372 | Method and system for predicting multi-variable outcomes | Mar 26, 2003 | Issued |
Array
(
[id] => 7350745
[patent_doc_number] => 20040193395
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-30
[patent_title] => 'Program analyzer for a cycle accurate simulator'
[patent_app_type] => new
[patent_app_number] => 10/397439
[patent_app_country] => US
[patent_app_date] => 2003-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4392
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0193/20040193395.pdf
[firstpage_image] =>[orig_patent_app_number] => 10397439
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/397439 | Program analyzer for a cycle accurate simulator | Mar 25, 2003 | Abandoned |
Array
(
[id] => 6770962
[patent_doc_number] => 20030216902
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-20
[patent_title] => 'Chip development system with built-in function library'
[patent_app_type] => new
[patent_app_number] => 10/383606
[patent_app_country] => US
[patent_app_date] => 2003-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1825
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0216/20030216902.pdf
[firstpage_image] =>[orig_patent_app_number] => 10383606
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/383606 | Chip development system with built-in function library | Mar 9, 2003 | Abandoned |
Array
(
[id] => 7106156
[patent_doc_number] => 20050107963
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-05-19
[patent_title] => 'Method for assessing the integrity of a structure'
[patent_app_type] => utility
[patent_app_number] => 10/506396
[patent_app_country] => US
[patent_app_date] => 2003-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6135
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0107/20050107963.pdf
[firstpage_image] =>[orig_patent_app_number] => 10506396
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/506396 | Method for assessing the integrity of a structure | Mar 2, 2003 | Issued |
Array
(
[id] => 502392
[patent_doc_number] => 07212960
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-05-01
[patent_title] => 'Computer program product and method of simulating circuits using a balanced, lossy, transmission line circuit model'
[patent_app_type] => utility
[patent_app_number] => 10/365808
[patent_app_country] => US
[patent_app_date] => 2003-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 3802
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/212/07212960.pdf
[firstpage_image] =>[orig_patent_app_number] => 10365808
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/365808 | Computer program product and method of simulating circuits using a balanced, lossy, transmission line circuit model | Feb 12, 2003 | Issued |
Array
(
[id] => 7477118
[patent_doc_number] => 20040123179
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-24
[patent_title] => 'Method, system and computer product for reliability estimation of repairable systems'
[patent_app_type] => new
[patent_app_number] => 10/326007
[patent_app_country] => US
[patent_app_date] => 2002-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5157
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0123/20040123179.pdf
[firstpage_image] =>[orig_patent_app_number] => 10326007
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/326007 | Method, system and computer product for reliability estimation of repairable systems | Dec 18, 2002 | Abandoned |
Array
(
[id] => 7292638
[patent_doc_number] => 20040111246
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-10
[patent_title] => 'Fluid flow modeling system with device interchanging capability'
[patent_app_type] => new
[patent_app_number] => 10/315483
[patent_app_country] => US
[patent_app_date] => 2002-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3048
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0111/20040111246.pdf
[firstpage_image] =>[orig_patent_app_number] => 10315483
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/315483 | Fluid flow modeling system with device interchanging capability | Dec 8, 2002 | Abandoned |
Array
(
[id] => 5695255
[patent_doc_number] => 20060155402
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-07-13
[patent_title] => '3d virtual manufacturing process'
[patent_app_type] => utility
[patent_app_number] => 10/502004
[patent_app_country] => US
[patent_app_date] => 2002-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3814
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0155/20060155402.pdf
[firstpage_image] =>[orig_patent_app_number] => 10502004
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/502004 | 3d virtual manufacturing process | Nov 19, 2002 | Abandoned |
Array
(
[id] => 7466771
[patent_doc_number] => 20040096101
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-20
[patent_title] => 'Calculation method of nuclear reactor core'
[patent_app_type] => new
[patent_app_number] => 10/219705
[patent_app_country] => US
[patent_app_date] => 2002-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3158
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0096/20040096101.pdf
[firstpage_image] =>[orig_patent_app_number] => 10219705
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/219705 | Calculation method of nuclear reactor core | Aug 14, 2002 | Abandoned |
Array
(
[id] => 798882
[patent_doc_number] => 07428476
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-09-23
[patent_title] => 'System and method of simulating with respect to spheroid reference models using local surface coordinates'
[patent_app_type] => utility
[patent_app_number] => 10/213157
[patent_app_country] => US
[patent_app_date] => 2002-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 7296
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/428/07428476.pdf
[firstpage_image] =>[orig_patent_app_number] => 10213157
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/213157 | System and method of simulating with respect to spheroid reference models using local surface coordinates | Aug 5, 2002 | Issued |
Array
(
[id] => 7358831
[patent_doc_number] => 20040049368
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-11
[patent_title] => 'Method for simulating a mechatronic system'
[patent_app_type] => new
[patent_app_number] => 10/466008
[patent_app_country] => US
[patent_app_date] => 2003-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2120
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 15
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0049/20040049368.pdf
[firstpage_image] =>[orig_patent_app_number] => 10466008
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/466008 | Method for simulating a mechatronic system | Dec 20, 2001 | Issued |
Array
(
[id] => 57238
[patent_doc_number] => 07774190
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-08-10
[patent_title] => 'Sleep and stall in an in-circuit emulation system'
[patent_app_type] => utility
[patent_app_number] => 09/989777
[patent_app_country] => US
[patent_app_date] => 2001-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 7
[patent_no_of_words] => 8759
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/774/07774190.pdf
[firstpage_image] =>[orig_patent_app_number] => 09989777
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/989777 | Sleep and stall in an in-circuit emulation system | Nov 18, 2001 | Issued |
Array
(
[id] => 995630
[patent_doc_number] => 06917906
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-07-12
[patent_title] => 'Method and computer system for carrying out a simulation'
[patent_app_type] => utility
[patent_app_number] => 09/927861
[patent_app_country] => US
[patent_app_date] => 2001-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3936
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/917/06917906.pdf
[firstpage_image] =>[orig_patent_app_number] => 09927861
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/927861 | Method and computer system for carrying out a simulation | Aug 9, 2001 | Issued |
Array
(
[id] => 6889783
[patent_doc_number] => 20010025238
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-09-27
[patent_title] => 'Emulation system and method'
[patent_app_type] => new
[patent_app_number] => 09/779859
[patent_app_country] => US
[patent_app_date] => 2001-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3973
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0025/20010025238.pdf
[firstpage_image] =>[orig_patent_app_number] => 09779859
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/779859 | Emulation system and method | Feb 8, 2001 | Abandoned |
Array
(
[id] => 989205
[patent_doc_number] => 06922665
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-07-26
[patent_title] => 'Method and system for device-level simulation of a circuit design for a programmable logic device'
[patent_app_type] => utility
[patent_app_number] => 09/757404
[patent_app_country] => US
[patent_app_date] => 2001-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 5218
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/922/06922665.pdf
[firstpage_image] =>[orig_patent_app_number] => 09757404
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/757404 | Method and system for device-level simulation of a circuit design for a programmable logic device | Jan 7, 2001 | Issued |
Array
(
[id] => 5970132
[patent_doc_number] => 20020091507
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-07-11
[patent_title] => 'Logic emulator with routing chip providing virtual full-crossbar interconnect'
[patent_app_type] => new
[patent_app_number] => 09/681103
[patent_app_country] => US
[patent_app_date] => 2001-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8708
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0091/20020091507.pdf
[firstpage_image] =>[orig_patent_app_number] => 09681103
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/681103 | Logic emulator with routing chip providing virtual full-crossbar interconnect | Jan 4, 2001 | Abandoned |
Array
(
[id] => 5803005
[patent_doc_number] => 20020010564
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-01-24
[patent_title] => 'Semiconductor device simulation method'
[patent_app_type] => new
[patent_app_number] => 09/740812
[patent_app_country] => US
[patent_app_date] => 2000-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6313
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0010/20020010564.pdf
[firstpage_image] =>[orig_patent_app_number] => 09740812
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/740812 | Semiconductor device simulation method | Dec 20, 2000 | Abandoned |