Masoud H Noori
Examiner (ID: 5470, Phone: (571)272-2185 , Office: P/2855 )
Most Active Art Unit | 2855 |
Art Unit(s) | 2214, 2616, 2855, 2856 |
Total Applications | 3955 |
Issued Applications | 3434 |
Pending Applications | 169 |
Abandoned Applications | 351 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 11193147
[patent_doc_number] => 09423961
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-23
[patent_title] => 'Method to enhance programming performance in multilevel NVM devices'
[patent_app_type] => utility
[patent_app_number] => 14/479732
[patent_app_country] => US
[patent_app_date] => 2014-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 5941
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14479732
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/479732 | Method to enhance programming performance in multilevel NVM devices | Sep 7, 2014 | Issued |
Array
(
[id] => 11252100
[patent_doc_number] => 09477603
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-25
[patent_title] => 'System and method for partitioning of memory units into non-conflicting sets'
[patent_app_type] => utility
[patent_app_number] => 14/479239
[patent_app_country] => US
[patent_app_date] => 2014-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4519
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14479239
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/479239 | System and method for partitioning of memory units into non-conflicting sets | Sep 4, 2014 | Issued |
Array
(
[id] => 10724498
[patent_doc_number] => 20160070646
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-10
[patent_title] => 'METHOD AND SYSTEM FOR REMOVAL OF A CACHE AGENT'
[patent_app_type] => utility
[patent_app_number] => 14/479191
[patent_app_country] => US
[patent_app_date] => 2014-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8609
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14479191
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/479191 | Method and system for removal of a cache agent | Sep 4, 2014 | Issued |
Array
(
[id] => 9829338
[patent_doc_number] => 08938576
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-20
[patent_title] => 'Data transfer in memory card system'
[patent_app_type] => utility
[patent_app_number] => 14/469704
[patent_app_country] => US
[patent_app_date] => 2014-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 4025
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14469704
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/469704 | Data transfer in memory card system | Aug 26, 2014 | Issued |
Array
(
[id] => 9644984
[patent_doc_number] => 20140223097
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-07
[patent_title] => 'DATA STORAGE SYSTEM AND DATA STORAGE CONTROL DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/248777
[patent_app_country] => US
[patent_app_date] => 2014-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7917
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14248777
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/248777 | DATA STORAGE SYSTEM AND DATA STORAGE CONTROL DEVICE | Apr 8, 2014 | Abandoned |
Array
(
[id] => 10562327
[patent_doc_number] => 09286004
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-03-15
[patent_title] => 'Managing I/O operations in multi-core systems'
[patent_app_type] => utility
[patent_app_number] => 14/230227
[patent_app_country] => US
[patent_app_date] => 2014-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 6785
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 278
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14230227
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/230227 | Managing I/O operations in multi-core systems | Mar 30, 2014 | Issued |
Array
(
[id] => 10609858
[patent_doc_number] => 09329889
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-03
[patent_title] => 'Rapid creation and reconfiguration of virtual machines on hosts'
[patent_app_type] => utility
[patent_app_number] => 14/231330
[patent_app_country] => US
[patent_app_date] => 2014-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 7177
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14231330
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/231330 | Rapid creation and reconfiguration of virtual machines on hosts | Mar 30, 2014 | Issued |
Array
(
[id] => 10562549
[patent_doc_number] => 09286226
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-03-15
[patent_title] => 'Storage processor hardware upgrade in a storage system'
[patent_app_type] => utility
[patent_app_number] => 14/230644
[patent_app_country] => US
[patent_app_date] => 2014-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7015
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 252
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14230644
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/230644 | Storage processor hardware upgrade in a storage system | Mar 30, 2014 | Issued |
Array
(
[id] => 9493109
[patent_doc_number] => 20140143514
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-22
[patent_title] => 'FAST MIGRATION OF VIRTUAL STORAGE PARTITION DATA ACROSS STORAGE SYSTEMS'
[patent_app_type] => utility
[patent_app_number] => 14/163022
[patent_app_country] => US
[patent_app_date] => 2014-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 12612
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14163022
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/163022 | Fast migration of virtual storage partition data across storage systems | Jan 23, 2014 | Issued |
Array
(
[id] => 9386123
[patent_doc_number] => 20140089606
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-27
[patent_title] => 'Reader-Writer Synchronization With High-Performance Readers And Low-Latency Writers'
[patent_app_type] => utility
[patent_app_number] => 14/093426
[patent_app_country] => US
[patent_app_date] => 2013-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8320
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14093426
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/093426 | Reader-writer synchronization with high-performance readers and low-latency writers | Nov 29, 2013 | Issued |
Array
(
[id] => 9510135
[patent_doc_number] => 20140146626
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-29
[patent_title] => 'Addressing, Command Protocol, and Electrical Interface for Non-Volatile Memories Utilized in Recording Usage Counts'
[patent_app_type] => utility
[patent_app_number] => 14/053566
[patent_app_country] => US
[patent_app_date] => 2013-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10628
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14053566
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/053566 | Addressing, command protocol, and electrical interface for non-volatile memories utilized in recording usage counts | Oct 13, 2013 | Issued |
Array
(
[id] => 9680463
[patent_doc_number] => 08819389
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-26
[patent_title] => 'Administering registered virtual addresses in a hybrid computing environment including maintaining a watch list of currently registered virtual addresses by an operating system'
[patent_app_type] => utility
[patent_app_number] => 13/870512
[patent_app_country] => US
[patent_app_date] => 2013-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 12009
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13870512
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/870512 | Administering registered virtual addresses in a hybrid computing environment including maintaining a watch list of currently registered virtual addresses by an operating system | Apr 24, 2013 | Issued |
Array
(
[id] => 9006080
[patent_doc_number] => 20130227205
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-29
[patent_title] => 'Data Transfer in Memory Card System'
[patent_app_type] => utility
[patent_app_number] => 13/857147
[patent_app_country] => US
[patent_app_date] => 2013-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3998
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13857147
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/857147 | Data transfer in memory card system | Apr 4, 2013 | Issued |
Array
(
[id] => 8794170
[patent_doc_number] => 20130111139
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-02
[patent_title] => 'Optimizing a Cache Back Invalidation Policy'
[patent_app_type] => utility
[patent_app_number] => 13/723345
[patent_app_country] => US
[patent_app_date] => 2012-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7287
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13723345
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/723345 | Optimizing a cache back invalidation policy | Dec 20, 2012 | Issued |
Array
(
[id] => 8497747
[patent_doc_number] => 20120297155
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-22
[patent_title] => 'STORAGE SYSTEM AND METHOD OF EXECUTING COMMANDS BY CONTROLLER'
[patent_app_type] => utility
[patent_app_number] => 13/564916
[patent_app_country] => US
[patent_app_date] => 2012-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8324
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13564916
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/564916 | Storage system and method of executing commands by controller | Aug 1, 2012 | Issued |
Array
(
[id] => 9123747
[patent_doc_number] => 20130290669
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-31
[patent_title] => 'PHYSICAL MEMORY USAGE PREDICTION'
[patent_app_type] => utility
[patent_app_number] => 13/460681
[patent_app_country] => US
[patent_app_date] => 2012-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7333
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13460681
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/460681 | Physical memory usage prediction | Apr 29, 2012 | Issued |
Array
(
[id] => 8314895
[patent_doc_number] => 20120191918
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-07-26
[patent_title] => 'TECHNIQUES FOR DIRECTORY SERVER INTEGRATION'
[patent_app_type] => utility
[patent_app_number] => 13/436713
[patent_app_country] => US
[patent_app_date] => 2012-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 15093
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13436713
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/436713 | Techniques for directory server integration | Mar 29, 2012 | Issued |
Array
(
[id] => 8843268
[patent_doc_number] => 20130138896
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-30
[patent_title] => 'Reader-Writer Synchronization With High-Performance Readers And Low-Latency Writers'
[patent_app_type] => utility
[patent_app_number] => 13/307202
[patent_app_country] => US
[patent_app_date] => 2011-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8320
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13307202
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/307202 | Reader-writer synchronization with high-performance readers and low-latency writers | Nov 29, 2011 | Issued |
Array
(
[id] => 7503722
[patent_doc_number] => 20110264850
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-27
[patent_title] => 'Addressing, Command Protocol, and Electrical Interface for Non-Volatile Memories Utilized in Recording Usage Counts'
[patent_app_type] => utility
[patent_app_number] => 13/174759
[patent_app_country] => US
[patent_app_date] => 2011-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10503
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0264/20110264850.pdf
[firstpage_image] =>[orig_patent_app_number] => 13174759
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/174759 | Addressing, command protocol, and electrical interface for non-volatile memories utilized in recording usage counts sensor | Jun 29, 2011 | Issued |
Array
(
[id] => 7714660
[patent_doc_number] => 20120005721
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-05
[patent_title] => 'PROCESSING UNIT ENCLOSED OPERATING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/171993
[patent_app_country] => US
[patent_app_date] => 2011-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4727
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0005/20120005721.pdf
[firstpage_image] =>[orig_patent_app_number] => 13171993
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/171993 | PROCESSING UNIT ENCLOSED OPERATING SYSTEM | Jun 28, 2011 | Abandoned |