Matthew D. Anderson

Array ( [id] => 1508997 [patent_doc_number] => 06467018 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-15 [patent_title] => 'Method and apparatus for addressing individual banks of DRAMs on a memory card' [patent_app_type] => B1 [patent_app_number] => 09/225536 [patent_app_country] => US [patent_app_date] => 1999-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2379 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/467/06467018.pdf [firstpage_image] =>[orig_patent_app_number] => 09225536 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1557515 [patent_doc_number] => 06401168 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-04 [patent_title] => 'FIFO disk data path manager and method' [patent_app_type] => B1 [patent_app_number] => 09/225124 [patent_app_country] => US [patent_app_date] => 1999-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4204 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/401/06401168.pdf [firstpage_image] =>[orig_patent_app_number] => 09225124 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7638626 [patent_doc_number] => 06397295 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-28 [patent_title] => 'Cache mechanism for shared resources in a multibus data processing system' [patent_app_type] => B1 [patent_app_number] => 09/225033 [patent_app_country] => US [patent_app_date] => 1999-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4190 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 6 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/397/06397295.pdf [firstpage_image] =>[orig_patent_app_number] => 09225033 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1058973 [patent_doc_number] => 06857051 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-02-15 [patent_title] => 'Method and apparatus for maintaining cache coherence in a computer system' [patent_app_type] => utility [patent_app_number] => 09/221270 [patent_app_country] => US [patent_app_date] => 1998-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3299 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/857/06857051.pdf [firstpage_image] =>[orig_patent_app_number] => 09221270 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1519658 [patent_doc_number] => 06421766 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-16 [patent_title] => 'Method and apparatus for approximated least-recently-used algorithm memory replacement' [patent_app_type] => B1 [patent_app_number] => 09/215890 [patent_app_country] => US [patent_app_date] => 1998-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 4501 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/421/06421766.pdf [firstpage_image] =>[orig_patent_app_number] => 09215890 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1584784 [patent_doc_number] => 06449692 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-10 [patent_title] => 'Microprocessor circuits, systems, and methods with combined on-chip pixel and non-pixel cache structure' [patent_app_type] => B1 [patent_app_number] => 09/212034 [patent_app_country] => US [patent_app_date] => 1998-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 12785 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/449/06449692.pdf [firstpage_image] =>[orig_patent_app_number] => 09212034 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1553798 [patent_doc_number] => 06347366 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-12 [patent_title] => 'System and method for automatically optimizing software performance' [patent_app_type] => B1 [patent_app_number] => 09/209152 [patent_app_country] => US [patent_app_date] => 1998-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4320 [patent_no_of_claims] => 51 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/347/06347366.pdf [firstpage_image] =>[orig_patent_app_number] => 09209152 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1339114 [patent_doc_number] => 06601130 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-29 [patent_title] => 'Memory interface unit with programmable strobes to select different memory devices' [patent_app_type] => B1 [patent_app_number] => 09/198925 [patent_app_country] => US [patent_app_date] => 1998-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 14 [patent_no_of_words] => 4185 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/601/06601130.pdf [firstpage_image] =>[orig_patent_app_number] => 09198925 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4350801 [patent_doc_number] => 06334173 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-25 [patent_title] => 'Combined cache with main memory and a control method thereof' [patent_app_type] => 1 [patent_app_number] => 9/192541 [patent_app_country] => US [patent_app_date] => 1998-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 6131 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/334/06334173.pdf [firstpage_image] =>[orig_patent_app_number] => 192541 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1580272 [patent_doc_number] => 06470412 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-22 [patent_title] => 'Disk drive, disk control method, data read/write method, data assignment method, and disk storage medium' [patent_app_type] => B1 [patent_app_number] => 09/169549 [patent_app_country] => US [patent_app_date] => 1998-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 5051 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/470/06470412.pdf [firstpage_image] =>[orig_patent_app_number] => 09169549 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4391540 [patent_doc_number] => 06289414 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-11 [patent_title] => 'Partially ordered cams used in ternary hierarchical address searching/sorting' [patent_app_type] => 1 [patent_app_number] => 9/168445 [patent_app_country] => US [patent_app_date] => 1998-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 46 [patent_no_of_words] => 10617 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/289/06289414.pdf [firstpage_image] =>[orig_patent_app_number] => 168445 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1411791 [patent_doc_number] => 06553475 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-04-22 [patent_title] => 'Memory system with address conversion based on inherent performance condition' [patent_app_type] => B2 [patent_app_number] => 09/167744 [patent_app_country] => US [patent_app_date] => 1998-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 20 [patent_no_of_words] => 9626 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/553/06553475.pdf [firstpage_image] =>[orig_patent_app_number] => 09167744 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6369664 [patent_doc_number] => 20020059539 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-05-16 [patent_title] => 'HYBRID DATA STORAGE AND RECONSTRUCTION SYSTEM AND METHOD FOR A DATA STORAGE DEVICE' [patent_app_type] => new [patent_app_number] => 09/167875 [patent_app_country] => US [patent_app_date] => 1998-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 27 [patent_no_of_words] => 19182 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 23 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0059/20020059539.pdf [firstpage_image] =>[orig_patent_app_number] => 09167875 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4400293 [patent_doc_number] => 06304948 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-16 [patent_title] => 'Method and apparatus for erasing data after expiration' [patent_app_type] => 1 [patent_app_number] => 9/167628 [patent_app_country] => US [patent_app_date] => 1998-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 7071 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/304/06304948.pdf [firstpage_image] =>[orig_patent_app_number] => 167628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4324554 [patent_doc_number] => 06327643 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-04 [patent_title] => 'System and method for cache line replacement' [patent_app_type] => 1 [patent_app_number] => 9/163921 [patent_app_country] => US [patent_app_date] => 1998-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 3704 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/327/06327643.pdf [firstpage_image] =>[orig_patent_app_number] => 163921 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6866387 [patent_doc_number] => 20030191913 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-09 [patent_title] => 'TRACKING MEMORY PAGE STATE' [patent_app_type] => new [patent_app_number] => 09/164088 [patent_app_country] => US [patent_app_date] => 1998-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 4128 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0191/20030191913.pdf [firstpage_image] =>[orig_patent_app_number] => 09164088 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1519640 [patent_doc_number] => 06421757 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-16 [patent_title] => 'Method and apparatus for controlling the programming and erasing of flash memory' [patent_app_type] => B1 [patent_app_number] => 09/163776 [patent_app_country] => US [patent_app_date] => 1998-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 13014 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/421/06421757.pdf [firstpage_image] =>[orig_patent_app_number] => 09163776 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4350745 [patent_doc_number] => 06334169 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-25 [patent_title] => 'System and method for improved bitwrite capability in a field programmable memory array' [patent_app_type] => 1 [patent_app_number] => 9/163691 [patent_app_country] => US [patent_app_date] => 1998-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2941 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 395 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/334/06334169.pdf [firstpage_image] =>[orig_patent_app_number] => 163691 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1481777 [patent_doc_number] => 06345352 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-05 [patent_title] => 'Method and system for supporting multiprocessor TLB-purge instructions using directed write transactions' [patent_app_type] => B1 [patent_app_number] => 09/163306 [patent_app_country] => US [patent_app_date] => 1998-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 3405 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/345/06345352.pdf [firstpage_image] =>[orig_patent_app_number] => 09163306 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4402332 [patent_doc_number] => 06279090 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-21 [patent_title] => 'Method and apparatus for resynchronizing a plurality of clock signals used in latching respective digital signals applied to a packetized memory device' [patent_app_type] => 1 [patent_app_number] => 9/146716 [patent_app_country] => US [patent_app_date] => 1998-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 25 [patent_no_of_words] => 33465 [patent_no_of_claims] => 55 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 273 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/279/06279090.pdf [firstpage_image] =>[orig_patent_app_number] => 146716 [rel_patent_id] =>[rel_patent_doc_number] =>)