| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 14509847
[patent_doc_number] => 20190198578
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => ORGANIC LIGHT EMITTING DIODE DISPLAY INCLUDING CAPPING LAYER HAVING OPTICAL THICKNESS FOR IMPROVING OPTICS
[patent_app_type] => utility
[patent_app_number] => 16/288002
[patent_app_country] => US
[patent_app_date] => 2019-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10832
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16288002
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/288002 | Organic light emitting diode display including capping layer having optical thickness for improving optics | Feb 26, 2019 | Issued |
Array
(
[id] => 16448349
[patent_doc_number] => 10840280
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-17
[patent_title] => Imaging device having capacitor surrounding first photoelectric converter in plan view
[patent_app_type] => utility
[patent_app_number] => 16/279157
[patent_app_country] => US
[patent_app_date] => 2019-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9629
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16279157
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/279157 | Imaging device having capacitor surrounding first photoelectric converter in plan view | Feb 18, 2019 | Issued |
Array
(
[id] => 14904407
[patent_doc_number] => 20190295969
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-26
[patent_title] => BALANCE-UNBALANCE CONVERTER AND SEMICONDUCTOR INTEGRATED CIRCUIT HAVING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/279330
[patent_app_country] => US
[patent_app_date] => 2019-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7461
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16279330
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/279330 | Balance-unbalance converter and semiconductor integrated circuit having the same | Feb 18, 2019 | Issued |
Array
(
[id] => 14875559
[patent_doc_number] => 20190288021
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-19
[patent_title] => IMAGING DEVICE HAVING PHOTOELECTRIC CONVERTERS, WIRING LAYER, AND CAPACITOR
[patent_app_type] => utility
[patent_app_number] => 16/279184
[patent_app_country] => US
[patent_app_date] => 2019-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9319
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16279184
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/279184 | IMAGING DEVICE HAVING PHOTOELECTRIC CONVERTERS, WIRING LAYER, AND CAPACITOR | Feb 18, 2019 | Abandoned |
Array
(
[id] => 14753155
[patent_doc_number] => 20190259751
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-22
[patent_title] => MULTI-TRANSISTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/279268
[patent_app_country] => US
[patent_app_date] => 2019-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6447
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16279268
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/279268 | Multi-transistor device including first and second LDMOS transistors having respective drift regions separated in a thickness direction by a shared RESURF layer | Feb 18, 2019 | Issued |
Array
(
[id] => 16625220
[patent_doc_number] => 20210043873
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-11
[patent_title] => DISPLAY DEVICE AND METHOD FOR MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 16/965682
[patent_app_country] => US
[patent_app_date] => 2019-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 38374
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -37
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16965682
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/965682 | Display device including sealing portion extension with improved coupling force | Jan 28, 2019 | Issued |
Array
(
[id] => 14350571
[patent_doc_number] => 20190157258
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-23
[patent_title] => Semiconductor Device Having a Load Current Component and a Sensor Component
[patent_app_type] => utility
[patent_app_number] => 16/259857
[patent_app_country] => US
[patent_app_date] => 2019-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5768
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16259857
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/259857 | Semiconductor device having a load current component and a sensor component | Jan 27, 2019 | Issued |
Array
(
[id] => 15823291
[patent_doc_number] => 10636844
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-28
[patent_title] => Organic photoelectronic device and image sensor including selective light transmittance layer
[patent_app_type] => utility
[patent_app_number] => 16/251600
[patent_app_country] => US
[patent_app_date] => 2019-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 11685
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16251600
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/251600 | Organic photoelectronic device and image sensor including selective light transmittance layer | Jan 17, 2019 | Issued |
Array
(
[id] => 14310821
[patent_doc_number] => 20190145114
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-16
[patent_title] => METHOD AND APPARATUS FOR CONSTRUCTION LAYOUT
[patent_app_type] => utility
[patent_app_number] => 16/246854
[patent_app_country] => US
[patent_app_date] => 2019-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15340
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16246854
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/246854 | Method and apparatus for construction layout | Jan 13, 2019 | Issued |
Array
(
[id] => 16456396
[patent_doc_number] => 20200365822
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-19
[patent_title] => DISPLAY DEVICE, MANUFACTURING METHOD THEREOF AND DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/756187
[patent_app_country] => US
[patent_app_date] => 2019-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4368
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16756187
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/756187 | Display device including OLED surrounded by nanotube extending through carrier, and manufacturing method thereof | Jan 2, 2019 | Issued |
Array
(
[id] => 14238083
[patent_doc_number] => 20190131214
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-02
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/233115
[patent_app_country] => US
[patent_app_date] => 2018-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7456
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 274
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16233115
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/233115 | Heterojunction semiconductor device for reducing parasitic capacitance | Dec 26, 2018 | Issued |
Array
(
[id] => 15976575
[patent_doc_number] => 10668590
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-02
[patent_title] => Method of and an apparatus for manufacturing an optical lens including compensating for relative positioning shift between first and second reference frames
[patent_app_type] => utility
[patent_app_number] => 16/224845
[patent_app_country] => US
[patent_app_date] => 2018-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 4737
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16224845
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/224845 | Method of and an apparatus for manufacturing an optical lens including compensating for relative positioning shift between first and second reference frames | Dec 18, 2018 | Issued |
Array
(
[id] => 14221089
[patent_doc_number] => 20190122929
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-25
[patent_title] => METHODS OF PACKAGING SEMICONDUCTOR DEVICES AND STRUCTURES THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/224419
[patent_app_country] => US
[patent_app_date] => 2018-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3837
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16224419
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/224419 | Methods of packaging semiconductor devices including placing semiconductor devices into die caves | Dec 17, 2018 | Issued |
Array
(
[id] => 14285511
[patent_doc_number] => 20190140040
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-09
[patent_title] => ORGANIC ELECTROLUMINESCENT DEVICE AND ELECTRONIC APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/220449
[patent_app_country] => US
[patent_app_date] => 2018-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 40180
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16220449
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/220449 | ORGANIC ELECTROLUMINESCENT DEVICE AND ELECTRONIC APPARATUS | Dec 13, 2018 | Abandoned |
Array
(
[id] => 14221303
[patent_doc_number] => 20190123036
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-25
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING SOURCE/DRAIN CONTACT HAVING HEIGHT BELOW GATE STACK
[patent_app_type] => utility
[patent_app_number] => 16/216843
[patent_app_country] => US
[patent_app_date] => 2018-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7908
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16216843
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/216843 | Semiconductor device including source/drain contact having height below gate stack | Dec 10, 2018 | Issued |
Array
(
[id] => 14138055
[patent_doc_number] => 20190103417
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-04
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/207747
[patent_app_country] => US
[patent_app_date] => 2018-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7538
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16207747
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/207747 | Display device including gate lines and gate lead-out lines formed in same layer | Dec 2, 2018 | Issued |
Array
(
[id] => 16148173
[patent_doc_number] => 10707163
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-07
[patent_title] => Logic cell including deep via contact and wiring layers located at different levels
[patent_app_type] => utility
[patent_app_number] => 16/200747
[patent_app_country] => US
[patent_app_date] => 2018-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 30
[patent_no_of_words] => 14014
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16200747
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/200747 | Logic cell including deep via contact and wiring layers located at different levels | Nov 26, 2018 | Issued |
Array
(
[id] => 15873955
[patent_doc_number] => 20200144381
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => LDMOS DEVICE WITH A DRAIN CONTACT STRUCTURE WITH REDUCED SIZE
[patent_app_type] => utility
[patent_app_number] => 16/183684
[patent_app_country] => US
[patent_app_date] => 2018-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3953
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16183684
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/183684 | LDMOS DEVICE WITH A DRAIN CONTACT STRUCTURE WITH REDUCED SIZE | Nov 6, 2018 | Abandoned |
Array
(
[id] => 14446887
[patent_doc_number] => 20190181317
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-13
[patent_title] => PIXEL ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/183719
[patent_app_country] => US
[patent_app_date] => 2018-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5347
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16183719
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/183719 | Pixel array substrate including flux structure layer for improving LED contact and method of manufacturing thereof | Nov 6, 2018 | Issued |
Array
(
[id] => 16249690
[patent_doc_number] => 10749066
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-18
[patent_title] => Proximity sensor having substrate including light sensing area and temperature sensing area
[patent_app_type] => utility
[patent_app_number] => 16/183429
[patent_app_country] => US
[patent_app_date] => 2018-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5909
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16183429
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/183429 | Proximity sensor having substrate including light sensing area and temperature sensing area | Nov 6, 2018 | Issued |