
Matthew E. Gordon
Examiner (ID: 7811, Phone: (571)270-7432 , Office: P/2892 )
| Most Active Art Unit | 2892 |
| Art Unit(s) | 2892 |
| Total Applications | 1057 |
| Issued Applications | 812 |
| Pending Applications | 12 |
| Abandoned Applications | 247 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10394744
[patent_doc_number] => 20150279751
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-01
[patent_title] => 'SUBSTRATE PROCESSING METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/668885
[patent_app_country] => US
[patent_app_date] => 2015-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4902
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14668885
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/668885 | Substrate processing method including reprocessing rejected wafers | Mar 24, 2015 | Issued |
Array
(
[id] => 10395148
[patent_doc_number] => 20150280155
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-01
[patent_title] => 'SOLID-STATE IMAGING DEVICE, IMAGING MODULE, AND IMAGING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/668606
[patent_app_country] => US
[patent_app_date] => 2015-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 7086
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14668606
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/668606 | Solid-state imaging device, imaging module, and imaging apparatus | Mar 24, 2015 | Issued |
Array
(
[id] => 10395165
[patent_doc_number] => 20150280172
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-01
[patent_title] => 'DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/665881
[patent_app_country] => US
[patent_app_date] => 2015-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 7118
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14665881
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/665881 | Display device including tapered substrate | Mar 22, 2015 | Issued |
Array
(
[id] => 10294550
[patent_doc_number] => 20150179550
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-25
[patent_title] => 'Wiring Layout Having Differently Shaped Vias'
[patent_app_type] => utility
[patent_app_number] => 14/639431
[patent_app_country] => US
[patent_app_date] => 2015-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4262
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14639431
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/639431 | Wiring layout having differently shaped vias | Mar 4, 2015 | Issued |
Array
(
[id] => 10343866
[patent_doc_number] => 20150228872
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-13
[patent_title] => 'LIGHT EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/621046
[patent_app_country] => US
[patent_app_date] => 2015-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6168
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14621046
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/621046 | Light emitting device having underlying protective element | Feb 11, 2015 | Issued |
Array
(
[id] => 11227654
[patent_doc_number] => 09455380
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-27
[patent_title] => 'High color rendering light emitting device including different phosphors'
[patent_app_type] => utility
[patent_app_number] => 14/621124
[patent_app_country] => US
[patent_app_date] => 2015-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 7835
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14621124
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/621124 | High color rendering light emitting device including different phosphors | Feb 11, 2015 | Issued |
Array
(
[id] => 10455362
[patent_doc_number] => 20150340376
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-26
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/620770
[patent_app_country] => US
[patent_app_date] => 2015-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 36
[patent_no_of_words] => 13390
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14620770
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/620770 | Semiconductor device and method of fabricating the same | Feb 11, 2015 | Issued |
Array
(
[id] => 10364079
[patent_doc_number] => 20150249084
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-03
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/620768
[patent_app_country] => US
[patent_app_date] => 2015-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6529
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14620768
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/620768 | Method for manufacturing semiconductor device having grooved surface | Feb 11, 2015 | Issued |
Array
(
[id] => 10370494
[patent_doc_number] => 20150255499
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-10
[patent_title] => 'CHIP PACKAGE AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/621240
[patent_app_country] => US
[patent_app_date] => 2015-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6758
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14621240
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/621240 | CHIP PACKAGE AND METHOD OF FABRICATING THE SAME | Feb 11, 2015 | Abandoned |
Array
(
[id] => 11615531
[patent_doc_number] => 09653394
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-05-16
[patent_title] => 'Logic cell, semiconductor device including logic cell, and method of manufacturing the logic cell and semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/619073
[patent_app_country] => US
[patent_app_date] => 2015-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 30
[patent_no_of_words] => 14606
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14619073
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/619073 | Logic cell, semiconductor device including logic cell, and method of manufacturing the logic cell and semiconductor device | Feb 10, 2015 | Issued |
Array
(
[id] => 11360237
[patent_doc_number] => 09536894
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-03
[patent_title] => 'Non-volatile memory device'
[patent_app_type] => utility
[patent_app_number] => 14/619581
[patent_app_country] => US
[patent_app_date] => 2015-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 22
[patent_no_of_words] => 6738
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14619581
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/619581 | Non-volatile memory device | Feb 10, 2015 | Issued |
Array
(
[id] => 10343552
[patent_doc_number] => 20150228557
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-13
[patent_title] => 'CHIP PACKAGE AND METHOD FOR FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/619658
[patent_app_country] => US
[patent_app_date] => 2015-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 11770
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14619658
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/619658 | Chip package including recess in side edge | Feb 10, 2015 | Issued |
Array
(
[id] => 10343531
[patent_doc_number] => 20150228536
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-13
[patent_title] => 'CHIP PACKAGE AND METHOD FOR FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/618413
[patent_app_country] => US
[patent_app_date] => 2015-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7448
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14618413
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/618413 | Chip package including recess in side edge | Feb 9, 2015 | Issued |
Array
(
[id] => 10378007
[patent_doc_number] => 20150263014
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-17
[patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/617694
[patent_app_country] => US
[patent_app_date] => 2015-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 16548
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14617694
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/617694 | Nonvolatile semiconductor memory device comprising memory gate and peripheral gate having different thicknesses | Feb 8, 2015 | Issued |
Array
(
[id] => 11353971
[patent_doc_number] => 20160372711
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-22
[patent_title] => 'ORGANIC LIGHT-EMITTING DEVICE, METHOD FOR MANUFACTURING THE SAME, AND DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/763129
[patent_app_country] => US
[patent_app_date] => 2015-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2488
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14763129
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/763129 | ORGANIC LIGHT-EMITTING DEVICE, METHOD FOR MANUFACTURING THE SAME, AND DISPLAY DEVICE | Feb 8, 2015 | Abandoned |
Array
(
[id] => 11776253
[patent_doc_number] => 09385207
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-05
[patent_title] => 'Stratified gate dielectric stack for gate dielectric leakage reduction'
[patent_app_type] => utility
[patent_app_number] => 14/614824
[patent_app_country] => US
[patent_app_date] => 2015-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 11551
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 306
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14614824
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/614824 | Stratified gate dielectric stack for gate dielectric leakage reduction | Feb 4, 2015 | Issued |
Array
(
[id] => 11398188
[patent_doc_number] => 20170018726
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-19
[patent_title] => 'ELECTRONIC DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/123830
[patent_app_country] => US
[patent_app_date] => 2015-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 15285
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15123830
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/123830 | ELECTRONIC DEVICE AND MANUFACTURING METHOD THEREOF | Feb 4, 2015 | Abandoned |
Array
(
[id] => 10336663
[patent_doc_number] => 20150221668
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-06
[patent_title] => 'SOI SRAM HAVING WELL REGIONS WITH OPPOSITE CONDUCTIVITY'
[patent_app_type] => utility
[patent_app_number] => 14/615336
[patent_app_country] => US
[patent_app_date] => 2015-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 16928
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14615336
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/615336 | SOI SRAM having well regions with opposite conductivity | Feb 4, 2015 | Issued |
Array
(
[id] => 10286166
[patent_doc_number] => 20150171164
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-18
[patent_title] => 'FIN ISOLATION IN MULTI-GATE FIELD EFFECT TRANSISTORS'
[patent_app_type] => utility
[patent_app_number] => 14/613781
[patent_app_country] => US
[patent_app_date] => 2015-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4469
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14613781
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/613781 | Fin isolation in multi-gate field effect transistors | Feb 3, 2015 | Issued |
Array
(
[id] => 11502871
[patent_doc_number] => 20170077056
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'ANISOTROPIC CONDUCTIVE FILM AND PRODUCTION METHOD OF THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/116033
[patent_app_country] => US
[patent_app_date] => 2015-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10069
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15116033
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/116033 | ANISOTROPIC CONDUCTIVE FILM AND PRODUCTION METHOD OF THE SAME | Feb 2, 2015 | Abandoned |