
Matthew E. Warren
Examiner (ID: 9293)
| Most Active Art Unit | 2815 |
| Art Unit(s) | 2817, 2815 |
| Total Applications | 1867 |
| Issued Applications | 1521 |
| Pending Applications | 123 |
| Abandoned Applications | 248 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17544280
[patent_doc_number] => 11309415
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-19
[patent_title] => Wide gap semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/976731
[patent_app_country] => US
[patent_app_date] => 2018-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 52
[patent_figures_cnt] => 52
[patent_no_of_words] => 8913
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16976731
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/976731 | Wide gap semiconductor device | Mar 28, 2018 | Issued |
Array
(
[id] => 13335149
[patent_doc_number] => 20180219112
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-02
[patent_title] => OPTICAL CLADDING LAYER DESIGN
[patent_app_type] => utility
[patent_app_number] => 15/927277
[patent_app_country] => US
[patent_app_date] => 2018-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3525
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15927277
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/927277 | Optical cladding layer design | Mar 20, 2018 | Issued |
Array
(
[id] => 16067709
[patent_doc_number] => 10692818
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-23
[patent_title] => Fan-out semiconductor package
[patent_app_type] => utility
[patent_app_number] => 15/923308
[patent_app_country] => US
[patent_app_date] => 2018-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 21
[patent_no_of_words] => 10460
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15923308
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/923308 | Fan-out semiconductor package | Mar 15, 2018 | Issued |
Array
(
[id] => 16148095
[patent_doc_number] => 10707124
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-07
[patent_title] => High speed, high density, low power die interconnect system
[patent_app_type] => utility
[patent_app_number] => 15/913125
[patent_app_country] => US
[patent_app_date] => 2018-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 32
[patent_no_of_words] => 19241
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15913125
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/913125 | High speed, high density, low power die interconnect system | Mar 5, 2018 | Issued |
Array
(
[id] => 16148095
[patent_doc_number] => 10707124
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-07
[patent_title] => High speed, high density, low power die interconnect system
[patent_app_type] => utility
[patent_app_number] => 15/913125
[patent_app_country] => US
[patent_app_date] => 2018-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 32
[patent_no_of_words] => 19241
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15913125
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/913125 | High speed, high density, low power die interconnect system | Mar 5, 2018 | Issued |
Array
(
[id] => 16148095
[patent_doc_number] => 10707124
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-07
[patent_title] => High speed, high density, low power die interconnect system
[patent_app_type] => utility
[patent_app_number] => 15/913125
[patent_app_country] => US
[patent_app_date] => 2018-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 32
[patent_no_of_words] => 19241
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15913125
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/913125 | High speed, high density, low power die interconnect system | Mar 5, 2018 | Issued |
Array
(
[id] => 16148095
[patent_doc_number] => 10707124
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-07
[patent_title] => High speed, high density, low power die interconnect system
[patent_app_type] => utility
[patent_app_number] => 15/913125
[patent_app_country] => US
[patent_app_date] => 2018-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 32
[patent_no_of_words] => 19241
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15913125
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/913125 | High speed, high density, low power die interconnect system | Mar 5, 2018 | Issued |
Array
(
[id] => 12849916
[patent_doc_number] => 20180175145
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-21
[patent_title] => Memory Arrays
[patent_app_type] => utility
[patent_app_number] => 15/895882
[patent_app_country] => US
[patent_app_date] => 2018-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7558
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15895882
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/895882 | Memory arrays | Feb 12, 2018 | Issued |
Array
(
[id] => 14151847
[patent_doc_number] => 10256313
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-09
[patent_title] => Semiconductor device with surface insulating film
[patent_app_type] => utility
[patent_app_number] => 15/892874
[patent_app_country] => US
[patent_app_date] => 2018-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 21
[patent_no_of_words] => 13266
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15892874
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/892874 | Semiconductor device with surface insulating film | Feb 8, 2018 | Issued |
Array
(
[id] => 14063771
[patent_doc_number] => 10236187
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-19
[patent_title] => Semiconductor package and method for fabricating base for semiconductor package
[patent_app_type] => utility
[patent_app_number] => 15/893527
[patent_app_country] => US
[patent_app_date] => 2018-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 4353
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15893527
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/893527 | Semiconductor package and method for fabricating base for semiconductor package | Feb 8, 2018 | Issued |
Array
(
[id] => 15889513
[patent_doc_number] => 10651111
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-12
[patent_title] => Method of forming conductive bumps for cooling device connection
[patent_app_type] => utility
[patent_app_number] => 15/889450
[patent_app_country] => US
[patent_app_date] => 2018-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 22
[patent_no_of_words] => 5450
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15889450
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/889450 | Method of forming conductive bumps for cooling device connection | Feb 5, 2018 | Issued |
Array
(
[id] => 15108737
[patent_doc_number] => 10475699
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-12
[patent_title] => Semiconductor device with contact plug
[patent_app_type] => utility
[patent_app_number] => 15/888999
[patent_app_country] => US
[patent_app_date] => 2018-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 30
[patent_no_of_words] => 6863
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15888999
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/888999 | Semiconductor device with contact plug | Feb 4, 2018 | Issued |
Array
(
[id] => 12759883
[patent_doc_number] => 20180145129
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-24
[patent_title] => SEMICONDUCTOR DEVICE WITH VOLTAGE RESISTANT STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 15/873686
[patent_app_country] => US
[patent_app_date] => 2018-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13251
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15873686
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/873686 | Semiconductor device with voltage resistant structure | Jan 16, 2018 | Issued |
Array
(
[id] => 15078009
[patent_doc_number] => 10468505
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-05
[patent_title] => Cylindrical germanium nanowire device
[patent_app_type] => utility
[patent_app_number] => 15/870253
[patent_app_country] => US
[patent_app_date] => 2018-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 23
[patent_no_of_words] => 3871
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15870253
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/870253 | Cylindrical germanium nanowire device | Jan 11, 2018 | Issued |
Array
(
[id] => 12717301
[patent_doc_number] => 20180130933
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-10
[patent_title] => LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/867218
[patent_app_country] => US
[patent_app_date] => 2018-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8673
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15867218
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/867218 | Light-emitting device with metal bump | Jan 9, 2018 | Issued |
Array
(
[id] => 13214919
[patent_doc_number] => 10121837
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-06
[patent_title] => Organic light emitting device
[patent_app_type] => utility
[patent_app_number] => 15/866027
[patent_app_country] => US
[patent_app_date] => 2018-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 9109
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15866027
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/866027 | Organic light emitting device | Jan 8, 2018 | Issued |
Array
(
[id] => 15401277
[patent_doc_number] => 10541301
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-21
[patent_title] => SiC-based superjunction semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/854341
[patent_app_country] => US
[patent_app_date] => 2017-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 19
[patent_no_of_words] => 7176
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15854341
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/854341 | SiC-based superjunction semiconductor device | Dec 25, 2017 | Issued |
Array
(
[id] => 17326434
[patent_doc_number] => 11217459
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-04
[patent_title] => Package-before-etch three-dimensional package structure electrically connected by plated copper pillars and process thereof
[patent_app_type] => utility
[patent_app_number] => 16/471904
[patent_app_country] => US
[patent_app_date] => 2017-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 32
[patent_no_of_words] => 3420
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16471904
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/471904 | Package-before-etch three-dimensional package structure electrically connected by plated copper pillars and process thereof | Dec 13, 2017 | Issued |
Array
(
[id] => 14398123
[patent_doc_number] => 10312355
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-04
[patent_title] => Tunnel field-effect transistor (TFET) with lateral oxidation
[patent_app_type] => utility
[patent_app_number] => 15/833579
[patent_app_country] => US
[patent_app_date] => 2017-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 6509
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15833579
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/833579 | Tunnel field-effect transistor (TFET) with lateral oxidation | Dec 5, 2017 | Issued |
Array
(
[id] => 13667967
[patent_doc_number] => 10164166
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-25
[patent_title] => MEMS component and method for encapsulating MEMS components
[patent_app_type] => utility
[patent_app_number] => 15/820471
[patent_app_country] => US
[patent_app_date] => 2017-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 23
[patent_no_of_words] => 7654
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15820471
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/820471 | MEMS component and method for encapsulating MEMS components | Nov 21, 2017 | Issued |