
Matthew E. Warren
Examiner (ID: 9271, Phone: (571)272-1737 , Office: P/2815 )
| Most Active Art Unit | 2815 |
| Art Unit(s) | 2815, 2817 |
| Total Applications | 1856 |
| Issued Applications | 1508 |
| Pending Applications | 127 |
| Abandoned Applications | 248 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6342424
[patent_doc_number] => 20100084706
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-08
[patent_title] => 'Power Semiconductor Devices and Methods of Manufacture'
[patent_app_type] => utility
[patent_app_number] => 12/636011
[patent_app_country] => US
[patent_app_date] => 2009-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 73
[patent_figures_cnt] => 73
[patent_no_of_words] => 30545
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0084/20100084706.pdf
[firstpage_image] =>[orig_patent_app_number] => 12636011
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/636011 | Power semiconductor devices and methods of manufacture | Dec 10, 2009 | Issued |
Array
(
[id] => 6210434
[patent_doc_number] => 20110134504
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-09
[patent_title] => 'Micro-Electro-Mechanical System Tiltable Lens'
[patent_app_type] => utility
[patent_app_number] => 12/632040
[patent_app_country] => US
[patent_app_date] => 2009-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 10417
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0134/20110134504.pdf
[firstpage_image] =>[orig_patent_app_number] => 12632040
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/632040 | Micro-electro-mechanical system tiltable lens | Dec 6, 2009 | Issued |
Array
(
[id] => 6416905
[patent_doc_number] => 20100141621
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-10
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/630869
[patent_app_country] => US
[patent_app_date] => 2009-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 10517
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0141/20100141621.pdf
[firstpage_image] =>[orig_patent_app_number] => 12630869
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/630869 | Semiconductor device | Dec 3, 2009 | Issued |
Array
(
[id] => 9824050
[patent_doc_number] => 08933537
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-13
[patent_title] => 'Bipolar transistor having self-adjusted emitter contact'
[patent_app_type] => utility
[patent_app_number] => 12/998869
[patent_app_country] => US
[patent_app_date] => 2009-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 9932
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12998869
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/998869 | Bipolar transistor having self-adjusted emitter contact | Dec 2, 2009 | Issued |
Array
(
[id] => 8363576
[patent_doc_number] => 08252642
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-08-28
[patent_title] => 'Fabrication methods for radiation hardened isolation structures'
[patent_app_type] => utility
[patent_app_number] => 12/627784
[patent_app_country] => US
[patent_app_date] => 2009-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 9951
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12627784
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/627784 | Fabrication methods for radiation hardened isolation structures | Nov 29, 2009 | Issued |
Array
(
[id] => 8629761
[patent_doc_number] => 08361832
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-29
[patent_title] => 'Contact for memory cell'
[patent_app_type] => utility
[patent_app_number] => 12/622121
[patent_app_country] => US
[patent_app_date] => 2009-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 16
[patent_no_of_words] => 3888
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12622121
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/622121 | Contact for memory cell | Nov 18, 2009 | Issued |
Array
(
[id] => 8214898
[patent_doc_number] => 08193593
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-06-05
[patent_title] => 'Multi-layer gate dielectric'
[patent_app_type] => utility
[patent_app_number] => 12/615938
[patent_app_country] => US
[patent_app_date] => 2009-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2030
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/193/08193593.pdf
[firstpage_image] =>[orig_patent_app_number] => 12615938
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/615938 | Multi-layer gate dielectric | Nov 9, 2009 | Issued |
Array
(
[id] => 6544808
[patent_doc_number] => 20100044772
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-25
[patent_title] => 'NONVOLATILE SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING NONVOLATILE SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/613057
[patent_app_country] => US
[patent_app_date] => 2009-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6525
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0044/20100044772.pdf
[firstpage_image] =>[orig_patent_app_number] => 12613057
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/613057 | NONVOLATILE SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING NONVOLATILE SEMICONDUCTOR DEVICE | Nov 4, 2009 | Abandoned |
Array
(
[id] => 6447375
[patent_doc_number] => 20100038701
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-18
[patent_title] => 'INTEGRATED TWO DEVICE NON-VOLATILE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 12/582024
[patent_app_country] => US
[patent_app_date] => 2009-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4655
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0038/20100038701.pdf
[firstpage_image] =>[orig_patent_app_number] => 12582024
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/582024 | Integrated two device non-volatile memory | Oct 19, 2009 | Issued |
Array
(
[id] => 6352178
[patent_doc_number] => 20100072519
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-25
[patent_title] => 'P-CHANNEL POWER MIS FIELD EFFECT TRANSISTOR AND SWITCHING CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/568415
[patent_app_country] => US
[patent_app_date] => 2009-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 18306
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0072/20100072519.pdf
[firstpage_image] =>[orig_patent_app_number] => 12568415
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/568415 | P-channel power MIS field effect transistor and switching circuit | Sep 27, 2009 | Issued |
Array
(
[id] => 6590953
[patent_doc_number] => 20100001329
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-07
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING CAPACITOR ELEMENT'
[patent_app_type] => utility
[patent_app_number] => 12/559274
[patent_app_country] => US
[patent_app_date] => 2009-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 61
[patent_figures_cnt] => 61
[patent_no_of_words] => 19049
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20100001329.pdf
[firstpage_image] =>[orig_patent_app_number] => 12559274
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/559274 | METHOD OF MANUFACTURING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING CAPACITOR ELEMENT | Sep 13, 2009 | Abandoned |
Array
(
[id] => 6623843
[patent_doc_number] => 20100003800
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-07
[patent_title] => 'BIPOLAR TRANSISTOR WITH SILICIDED SUB-COLLECTOR'
[patent_app_type] => utility
[patent_app_number] => 12/557557
[patent_app_country] => US
[patent_app_date] => 2009-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4123
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0003/20100003800.pdf
[firstpage_image] =>[orig_patent_app_number] => 12557557
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/557557 | Bipolar transistor with silicided sub-collector | Sep 10, 2009 | Issued |
Array
(
[id] => 4557795
[patent_doc_number] => 07821054
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-26
[patent_title] => 'Semiconductor device and semiconductor system'
[patent_app_type] => utility
[patent_app_number] => 12/552953
[patent_app_country] => US
[patent_app_date] => 2009-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 53
[patent_no_of_words] => 9942
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 288
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/821/07821054.pdf
[firstpage_image] =>[orig_patent_app_number] => 12552953
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/552953 | Semiconductor device and semiconductor system | Sep 1, 2009 | Issued |
Array
(
[id] => 6153223
[patent_doc_number] => 20110156045
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-30
[patent_title] => 'CRYSTAL MANUFACTURING APPARATUS, SEMICONDUCTOR DEVICE MANUFACTURED USING THE SAME, AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/061221
[patent_app_country] => US
[patent_app_date] => 2009-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 21554
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0156/20110156045.pdf
[firstpage_image] =>[orig_patent_app_number] => 13061221
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/061221 | Crystal manufacturing apparatus, semiconductor device manufactured using the same, and method of manufacturing semiconductor device using the same | Aug 27, 2009 | Issued |
Array
(
[id] => 6183951
[patent_doc_number] => 20110169025
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-14
[patent_title] => 'SEMICONDUCTOR OPTICAL ELEMENT ARRAY AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/061425
[patent_app_country] => US
[patent_app_date] => 2009-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 12277
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0169/20110169025.pdf
[firstpage_image] =>[orig_patent_app_number] => 13061425
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/061425 | Semiconductor optical element array and method of manufacturing the same | Aug 26, 2009 | Issued |
Array
(
[id] => 9704590
[patent_doc_number] => 08829658
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-09
[patent_title] => 'Method of manufacturing nitride substrate, and nitride substrate'
[patent_app_type] => utility
[patent_app_number] => 13/061307
[patent_app_country] => US
[patent_app_date] => 2009-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 27
[patent_no_of_words] => 11446
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13061307
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/061307 | Method of manufacturing nitride substrate, and nitride substrate | Aug 25, 2009 | Issued |
Array
(
[id] => 6098683
[patent_doc_number] => 20110163313
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-07
[patent_title] => 'BULK SILICON WAFER PRODUCT USEFUL IN THE MANUFACTURE OF THREE DIMENSIONAL MULTIGATE MOSFETS'
[patent_app_type] => utility
[patent_app_number] => 13/061386
[patent_app_country] => US
[patent_app_date] => 2009-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7193
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0163/20110163313.pdf
[firstpage_image] =>[orig_patent_app_number] => 13061386
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/061386 | Bulk silicon wafer product useful in the manufacture of three dimensional multigate MOSFETs | Aug 19, 2009 | Issued |
Array
(
[id] => 5303598
[patent_doc_number] => 20090298250
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-03
[patent_title] => 'BIPOLAR TRANSISTOR AND BACK-GATED TRANSISTOR STRUCTURE AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/536636
[patent_app_country] => US
[patent_app_date] => 2009-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 2086
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0298/20090298250.pdf
[firstpage_image] =>[orig_patent_app_number] => 12536636
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/536636 | Bipolar transistor and back-gated transistor structure and method | Aug 5, 2009 | Issued |
Array
(
[id] => 8621815
[patent_doc_number] => 08354731
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-15
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/461160
[patent_app_country] => US
[patent_app_date] => 2009-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 24
[patent_no_of_words] => 8742
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12461160
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/461160 | Semiconductor device | Aug 2, 2009 | Issued |
Array
(
[id] => 7545889
[patent_doc_number] => 08053863
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-08
[patent_title] => 'Electrical fuse and semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/461159
[patent_app_country] => US
[patent_app_date] => 2009-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 3881
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/053/08053863.pdf
[firstpage_image] =>[orig_patent_app_number] => 12461159
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/461159 | Electrical fuse and semiconductor device | Aug 2, 2009 | Issued |