Matthew E. Warren

Array ( [id] => 5177574 [patent_doc_number] => 20070178634 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-02 [patent_title] => 'CMOS SEMICONDUCTOR DEVICES HAVING DUAL WORK FUNCTION METAL GATE STACKS' [patent_app_type] => utility [patent_app_number] => 11/550602 [patent_app_country] => US [patent_app_date] => 2006-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5683 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0178/20070178634.pdf [firstpage_image] =>[orig_patent_app_number] => 11550602 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5120080 [patent_doc_number] => 20070141794 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-21 [patent_title] => 'Radiation hardened isolation structures and fabrication methods' [patent_app_type] => utility [patent_app_number] => 11/581561 [patent_app_country] => US [patent_app_date] => 2006-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 9904 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0141/20070141794.pdf [firstpage_image] =>[orig_patent_app_number] => 11581561 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5217388 [patent_doc_number] => 20070158699 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-12 [patent_title] => 'SEMICONDUCTOR DEVICE AND SEMICONDUCTOR SYSTEM' [patent_app_type] => utility [patent_app_number] => 11/538631 [patent_app_country] => US [patent_app_date] => 2006-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 29 [patent_no_of_words] => 9899 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0158/20070158699.pdf [firstpage_image] =>[orig_patent_app_number] => 11538631 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5219815 [patent_doc_number] => 20070161126 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-12 [patent_title] => 'Ferroelectric capacitor and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 11/540752 [patent_app_country] => US [patent_app_date] => 2006-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7052 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0161/20070161126.pdf [firstpage_image] =>[orig_patent_app_number] => 11540752 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5253396 [patent_doc_number] => 20070134852 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-14 [patent_title] => 'Layout method of power line for semiconductor integrated circuit and semiconductor integrated circuit manufactured by the layout method' [patent_app_type] => utility [patent_app_number] => 11/523212 [patent_app_country] => US [patent_app_date] => 2006-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3150 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0134/20070134852.pdf [firstpage_image] =>[orig_patent_app_number] => 11523212 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5257185 [patent_doc_number] => 20070210817 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-09-13 [patent_title] => 'Partitioned multi-die wafer-sort probe card and methods of using same' [patent_app_type] => utility [patent_app_number] => 11/521912 [patent_app_country] => US [patent_app_date] => 2006-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5759 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0210/20070210817.pdf [firstpage_image] =>[orig_patent_app_number] => 11521912 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5104417 [patent_doc_number] => 20070063292 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-22 [patent_title] => 'Semiconductor apparatus integrating an electrical device under an electrode pad' [patent_app_type] => utility [patent_app_number] => 11/517781 [patent_app_country] => US [patent_app_date] => 2006-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 8938 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0063/20070063292.pdf [firstpage_image] =>[orig_patent_app_number] => 11517781 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5077040 [patent_doc_number] => 20070120264 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-31 [patent_title] => 'A SEMICONDUCTOR HAVING A COPPER-BASED METALLIZATION STACK WITH A LAST ALUMINUM METAL LINE LAYER' [patent_app_type] => utility [patent_app_number] => 11/530071 [patent_app_country] => US [patent_app_date] => 2006-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6596 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0120/20070120264.pdf [firstpage_image] =>[orig_patent_app_number] => 11530071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4772019 [patent_doc_number] => 20080057677 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-06 [patent_title] => 'CHIP LOCATION IDENTIFICATION' [patent_app_type] => utility [patent_app_number] => 11/470355 [patent_app_country] => US [patent_app_date] => 2006-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1804 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0057/20080057677.pdf [firstpage_image] =>[orig_patent_app_number] => 11470355 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5139024 [patent_doc_number] => 20070001240 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-04 [patent_title] => 'Seal ring for mixed circuitry semiconductor devices' [patent_app_type] => utility [patent_app_number] => 11/515172 [patent_app_country] => US [patent_app_date] => 2006-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3291 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20070001240.pdf [firstpage_image] =>[orig_patent_app_number] => 11515172 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5157479 [patent_doc_number] => 20070170523 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-26 [patent_title] => 'CIRCUIT SUBSTRATE AND PACKAGING THEREOF AND THE METHOD FOR FABRICATING THE PACKAGING' [patent_app_type] => utility [patent_app_number] => 11/468341 [patent_app_country] => US [patent_app_date] => 2006-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2860 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0170/20070170523.pdf [firstpage_image] =>[orig_patent_app_number] => 11468341 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5145719 [patent_doc_number] => 20070045773 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-01 [patent_title] => 'Integrated electronic device and method of making the same' [patent_app_type] => utility [patent_app_number] => 11/509577 [patent_app_country] => US [patent_app_date] => 2006-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 34 [patent_no_of_words] => 11496 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20070045773.pdf [firstpage_image] =>[orig_patent_app_number] => 11509577 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5186141 [patent_doc_number] => 20070164448 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-19 [patent_title] => 'Semiconductor chip package with attached electronic devices, and integrated circuit module having the same' [patent_app_type] => utility [patent_app_number] => 11/505361 [patent_app_country] => US [patent_app_date] => 2006-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5300 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0164/20070164448.pdf [firstpage_image] =>[orig_patent_app_number] => 11505361 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 205393 [patent_doc_number] => 07629694 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-12-08 [patent_title] => 'Interconnections for crosswire arrays' [patent_app_type] => utility [patent_app_number] => 11/465101 [patent_app_country] => US [patent_app_date] => 2006-08-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 4777 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/629/07629694.pdf [firstpage_image] =>[orig_patent_app_number] => 11465101 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5202416 [patent_doc_number] => 20070023895 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-01 [patent_title] => 'Semiconductor device having capacitors for reducing power source noise' [patent_app_type] => utility [patent_app_number] => 11/501849 [patent_app_country] => US [patent_app_date] => 2006-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8514 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0023/20070023895.pdf [firstpage_image] =>[orig_patent_app_number] => 11501849 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5605700 [patent_doc_number] => 20060267216 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-30 [patent_title] => 'INDUCTIVE FILTERS AND METHODS OF FABRICATION THEREFOR' [patent_app_type] => utility [patent_app_number] => 11/462611 [patent_app_country] => US [patent_app_date] => 2006-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 8881 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0267/20060267216.pdf [firstpage_image] =>[orig_patent_app_number] => 11462611 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5622983 [patent_doc_number] => 20060261488 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-23 [patent_title] => 'Wafer level electro-optical simiconductor manufacture fabrication mechanism and a method for the same' [patent_app_type] => utility [patent_app_number] => 11/492816 [patent_app_country] => US [patent_app_date] => 2006-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2050 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0261/20060261488.pdf [firstpage_image] =>[orig_patent_app_number] => 11492816 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4619662 [patent_doc_number] => 07999383 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-16 [patent_title] => 'High speed, high density, low power die interconnect system' [patent_app_type] => utility [patent_app_number] => 11/459081 [patent_app_country] => US [patent_app_date] => 2006-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 32 [patent_no_of_words] => 19514 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 296 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/999/07999383.pdf [firstpage_image] =>[orig_patent_app_number] => 11459081 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 113907 [patent_doc_number] => 07714443 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-11 [patent_title] => 'Pad structure design with reduced density' [patent_app_type] => utility [patent_app_number] => 11/458501 [patent_app_country] => US [patent_app_date] => 2006-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 4463 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/714/07714443.pdf [firstpage_image] =>[orig_patent_app_number] => 11458501 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 574147 [patent_doc_number] => 07462916 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-12-09 [patent_title] => 'Semiconductor devices having torsional stresses' [patent_app_type] => utility [patent_app_number] => 11/458461 [patent_app_country] => US [patent_app_date] => 2006-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 27 [patent_no_of_words] => 5339 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 277 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/462/07462916.pdf [firstpage_image] =>[orig_patent_app_number] => 11458461 [rel_patent_id] =>[rel_patent_doc_number] =>)