
Matthew E. Warren
Examiner (ID: 9293)
| Most Active Art Unit | 2815 |
| Art Unit(s) | 2817, 2815 |
| Total Applications | 1867 |
| Issued Applications | 1521 |
| Pending Applications | 123 |
| Abandoned Applications | 248 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20734506
[patent_doc_number] => 12641771
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-26
[patent_title] => Semiconductor memory device and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/933363
[patent_app_country] => US
[patent_app_date] => 2022-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 5573
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17933363
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/933363 | Semiconductor memory device and method of fabricating the same | Sep 18, 2022 | Issued |
Array
(
[id] => 18138753
[patent_doc_number] => 20230012587
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/946019
[patent_app_country] => US
[patent_app_date] => 2022-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5329
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17946019
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/946019 | Semiconductor structure with a plurality of connection lines | Sep 14, 2022 | Issued |
Array
(
[id] => 18698477
[patent_doc_number] => 20230328957
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-12
[patent_title] => SEMICONDUCTOR DEVICE AND SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/929422
[patent_app_country] => US
[patent_app_date] => 2022-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6813
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17929422
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/929422 | Semiconductor device and semiconductor memory device that include an oxide semiconductor layer provided between a first electrode and a second electrode | Sep 1, 2022 | Issued |
Array
(
[id] => 18068283
[patent_doc_number] => 20220399371
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-15
[patent_title] => NONVOLATILE MEMORY DEVICE HAVING A FERROELECTRIC LAYER
[patent_app_type] => utility
[patent_app_number] => 17/892514
[patent_app_country] => US
[patent_app_date] => 2022-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14194
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17892514
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/892514 | Nonvolatile memory device having a ferroelectric layer | Aug 21, 2022 | Issued |
Array
(
[id] => 19546621
[patent_doc_number] => 20240363657
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => IMAGING DEVICE AND ELECTRONIC APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/684279
[patent_app_country] => US
[patent_app_date] => 2022-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 26771
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -30
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18684279
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/684279 | IMAGING DEVICE AND ELECTRONIC APPARATUS | Aug 16, 2022 | Pending |
Array
(
[id] => 18061960
[patent_doc_number] => 20220393047
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-08
[patent_title] => OPTICAL CLADDING LAYER DESIGN
[patent_app_type] => utility
[patent_app_number] => 17/889961
[patent_app_country] => US
[patent_app_date] => 2022-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3570
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17889961
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/889961 | Optical cladding layer design | Aug 16, 2022 | Issued |
Array
(
[id] => 20148264
[patent_doc_number] => 12382624
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-05
[patent_title] => 2T0C semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 17/887526
[patent_app_country] => US
[patent_app_date] => 2022-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 17
[patent_no_of_words] => 1202
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 282
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17887526
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/887526 | 2T0C semiconductor structure | Aug 14, 2022 | Issued |
Array
(
[id] => 18977251
[patent_doc_number] => 20240057343
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-15
[patent_title] => FERROELECTRIC TUNNEL JUNCTION (FTJ) STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 17/819244
[patent_app_country] => US
[patent_app_date] => 2022-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6592
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 27
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17819244
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/819244 | Ferroelectric tunnel junction (FTJ) structures | Aug 10, 2022 | Issued |
Array
(
[id] => 19584159
[patent_doc_number] => 12150306
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-19
[patent_title] => Three-dimensional memory device and method
[patent_app_type] => utility
[patent_app_number] => 17/818839
[patent_app_country] => US
[patent_app_date] => 2022-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 11060
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17818839
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/818839 | Three-dimensional memory device and method | Aug 9, 2022 | Issued |
Array
(
[id] => 18040268
[patent_doc_number] => 20220384485
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => THREE-DIMENSIONAL MEMORY DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/884535
[patent_app_country] => US
[patent_app_date] => 2022-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14623
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 253
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17884535
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/884535 | Three-dimensional memory device and manufacturing method thereof | Aug 8, 2022 | Issued |
Array
(
[id] => 18040418
[patent_doc_number] => 20220384635
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/884388
[patent_app_country] => US
[patent_app_date] => 2022-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6850
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17884388
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/884388 | Semiconductor device structure with dielectric layer | Aug 8, 2022 | Issued |
Array
(
[id] => 18040269
[patent_doc_number] => 20220384486
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => METHOD OF FORMING MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/884536
[patent_app_country] => US
[patent_app_date] => 2022-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11741
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17884536
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/884536 | Method of forming memory device comprising conductive pillars | Aug 8, 2022 | Issued |
Array
(
[id] => 18040131
[patent_doc_number] => 20220384348
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => Memory Array Contact Structures
[patent_app_type] => utility
[patent_app_number] => 17/818638
[patent_app_country] => US
[patent_app_date] => 2022-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11911
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17818638
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/818638 | Memory array contact structures | Aug 8, 2022 | Issued |
Array
(
[id] => 18985406
[patent_doc_number] => 11910616
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-20
[patent_title] => Three-dimensional memory device and method
[patent_app_type] => utility
[patent_app_number] => 17/818562
[patent_app_country] => US
[patent_app_date] => 2022-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 45
[patent_no_of_words] => 14701
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17818562
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/818562 | Three-dimensional memory device and method | Aug 8, 2022 | Issued |
Array
(
[id] => 18040267
[patent_doc_number] => 20220384484
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => Memory Array Including Epitaxial Source Lines and Bit Lines
[patent_app_type] => utility
[patent_app_number] => 17/884348
[patent_app_country] => US
[patent_app_date] => 2022-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18145
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17884348
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/884348 | Memory array including epitaxial source lines and bit lines | Aug 8, 2022 | Issued |
Array
(
[id] => 19461405
[patent_doc_number] => 12101939
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-24
[patent_title] => Three-dimensional memory device with ferroelectric material
[patent_app_type] => utility
[patent_app_number] => 17/883834
[patent_app_country] => US
[patent_app_date] => 2022-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 28
[patent_no_of_words] => 8881
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17883834
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/883834 | Three-dimensional memory device with ferroelectric material | Aug 8, 2022 | Issued |
Array
(
[id] => 18024308
[patent_doc_number] => 20220375807
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-24
[patent_title] => SEMICONDUCTOR PACKAGE USING CAVITY SUBSTRATE AND MANUFACTURING METHODS
[patent_app_type] => utility
[patent_app_number] => 17/883321
[patent_app_country] => US
[patent_app_date] => 2022-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7868
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17883321
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/883321 | Semiconductor package using cavity substrate and manufacturing methods | Aug 7, 2022 | Issued |
Array
(
[id] => 19681351
[patent_doc_number] => 12193240
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-07
[patent_title] => 3D ferroelectric memory
[patent_app_type] => utility
[patent_app_number] => 17/880792
[patent_app_country] => US
[patent_app_date] => 2022-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 76
[patent_no_of_words] => 14357
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17880792
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/880792 | 3D ferroelectric memory | Aug 3, 2022 | Issued |
Array
(
[id] => 19662059
[patent_doc_number] => 20240429124
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-26
[patent_title] => ELECTRONIC MODULE COMPRISING AT LEAST ONE POWER SEMICONDUCTOR, AND METHOD FOR PRODUCING SAME
[patent_app_type] => utility
[patent_app_number] => 18/684079
[patent_app_country] => US
[patent_app_date] => 2022-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2625
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18684079
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/684079 | ELECTRONIC MODULE COMPRISING AT LEAST ONE POWER SEMICONDUCTOR, AND METHOD FOR PRODUCING SAME | Jul 28, 2022 | Pending |
Array
(
[id] => 18363629
[patent_doc_number] => 20230145220
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-11
[patent_title] => ELECTROMAGNETIC WAVE ATTENUATOR AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/876132
[patent_app_country] => US
[patent_app_date] => 2022-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8406
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17876132
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/876132 | Electromagnetic wave attenuator and electronic device | Jul 27, 2022 | Issued |