
Matthew L. Reames
Examiner (ID: 9123, Phone: (571)272-2408 , Office: P/2893 )
| Most Active Art Unit | 2893 |
| Art Unit(s) | 2893, 2896, 2891 |
| Total Applications | 1527 |
| Issued Applications | 1103 |
| Pending Applications | 144 |
| Abandoned Applications | 309 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19646690
[patent_doc_number] => 20240421210
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-19
[patent_title] => HIGH-VOLTAGE METAL GATE DEVICE AND PROCESS METHOD FOR THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/641881
[patent_app_country] => US
[patent_app_date] => 2024-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4219
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 360
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18641881
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/641881 | HIGH-VOLTAGE METAL GATE DEVICE AND PROCESS METHOD FOR THE SAME | Apr 21, 2024 | Pending |
Array
(
[id] => 19760056
[patent_doc_number] => 20250048621
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-06
[patent_title] => SEMICONDUCTOR MEMORY DEVICE INCLUDING A VERTICAL CHANNEL TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 18/641488
[patent_app_country] => US
[patent_app_date] => 2024-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10552
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18641488
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/641488 | SEMICONDUCTOR MEMORY DEVICE INCLUDING A VERTICAL CHANNEL TRANSISTOR | Apr 21, 2024 | Pending |
Array
(
[id] => 20916952
[patent_doc_number] => 12713821
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-08-18
[patent_title] => Display panel and display device
[patent_app_type] => utility
[patent_app_number] => 18/639968
[patent_app_country] => US
[patent_app_date] => 2024-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 1168
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18639968
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/639968 | DISPLAY PANEL AND DISPLAY DEVICE | Apr 18, 2024 | Pending |
Array
(
[id] => 19875147
[patent_doc_number] => 12268033
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2025-04-01
[patent_title] => Self-powered ultraviolet photodetection performance using Au/Ta2O5/GAN: metal-insulator-semiconductor (MIS) heterostructure
[patent_app_type] => utility
[patent_app_number] => 18/640734
[patent_app_country] => US
[patent_app_date] => 2024-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 46
[patent_no_of_words] => 8048
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18640734
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/640734 | Self-powered ultraviolet photodetection performance using Au/Ta2O5/GAN: metal-insulator-semiconductor (MIS) heterostructure | Apr 18, 2024 | Issued |
Array
(
[id] => 19619277
[patent_doc_number] => 20240404957
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => PACKAGE STRUCTURE AND METHOD FOR FORMING SAME
[patent_app_type] => utility
[patent_app_number] => 18/639951
[patent_app_country] => US
[patent_app_date] => 2024-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8223
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18639951
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/639951 | PACKAGE STRUCTURE AND METHOD FOR FORMING SAME | Apr 17, 2024 | Pending |
Array
(
[id] => 20311899
[patent_doc_number] => 20250329528
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-23
[patent_title] => INCREASING Q-TIME
[patent_app_type] => utility
[patent_app_number] => 18/639879
[patent_app_country] => US
[patent_app_date] => 2024-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18639879
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/639879 | INCREASING Q-TIME | Apr 17, 2024 | Pending |
Array
(
[id] => 20037971
[patent_doc_number] => 20250176193
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-29
[patent_title] => MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/636807
[patent_app_country] => US
[patent_app_date] => 2024-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2160
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18636807
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/636807 | MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME | Apr 15, 2024 | Pending |
Array
(
[id] => 19349487
[patent_doc_number] => 20240258451
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => MINIATURIZED OPTICAL SENSOR PACKAGE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/635010
[patent_app_country] => US
[patent_app_date] => 2024-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3985
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18635010
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/635010 | Miniaturized optical sensor package and manufacturing method thereof | Apr 14, 2024 | Issued |
Array
(
[id] => 20297893
[patent_doc_number] => 20250323136
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-16
[patent_title] => INTEGRATED CIRCUIT (IC) PACKAGE INCLUDING TWO SUBSTRATES AND VERTICAL INTERCONNECTS COUPLING THE TWO SUBSTRATES, THE VERTICAL INTERCONNECTS COMPRISING A METAL BALL AND METAL PIN COMBINATION TO ADDRESS AN INCREASED DISTANCE BETWEEN SUBSTRATES
[patent_app_type] => utility
[patent_app_number] => 18/633667
[patent_app_country] => US
[patent_app_date] => 2024-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3100
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18633667
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/633667 | INTEGRATED CIRCUIT (IC) PACKAGE INCLUDING TWO SUBSTRATES AND VERTICAL INTERCONNECTS COUPLING THE TWO SUBSTRATES, THE VERTICAL INTERCONNECTS COMPRISING A METAL BALL AND METAL PIN COMBINATION TO ADDRESS AN INCREASED DISTANCE BETWEEN SUBSTRATES | Apr 11, 2024 | Pending |
Array
(
[id] => 19548515
[patent_doc_number] => 20240365551
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => 3D NAND CELLS WITH ENHANCED ERASE SPEED THROUGH DIPOLE ENGINEERING AND METHODS OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/630142
[patent_app_country] => US
[patent_app_date] => 2024-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7152
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18630142
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/630142 | 3D NAND CELLS WITH ENHANCED ERASE SPEED THROUGH DIPOLE ENGINEERING AND METHODS OF MAKING THE SAME | Apr 8, 2024 | Pending |
Array
(
[id] => 20283741
[patent_doc_number] => 20250308983
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-02
[patent_title] => SEMICONDUCTOR DEVICE AND FABRICATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/624149
[patent_app_country] => US
[patent_app_date] => 2024-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1985
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18624149
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/624149 | SEMICONDUCTOR DEVICE AND FABRICATING METHOD THEREOF | Apr 1, 2024 | Pending |
Array
(
[id] => 19850696
[patent_doc_number] => 20250096047
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-20
[patent_title] => SEMICONDUCTOR PACKAGE AND METHOD OF TESTING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/624214
[patent_app_country] => US
[patent_app_date] => 2024-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13912
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18624214
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/624214 | SEMICONDUCTOR PACKAGE AND METHOD OF TESTING THE SAME | Apr 1, 2024 | Pending |
Array
(
[id] => 19751589
[patent_doc_number] => 20250040154
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-30
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/624857
[patent_app_country] => US
[patent_app_date] => 2024-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14170
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18624857
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/624857 | SEMICONDUCTOR DEVICES | Apr 1, 2024 | Pending |
Array
(
[id] => 20286119
[patent_doc_number] => 20250311361
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-02
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/624151
[patent_app_country] => US
[patent_app_date] => 2024-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2067
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18624151
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/624151 | SEMICONDUCTOR DEVICE | Apr 1, 2024 | Pending |
Array
(
[id] => 19500563
[patent_doc_number] => 20240339581
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/624208
[patent_app_country] => US
[patent_app_date] => 2024-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10108
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18624208
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/624208 | DISPLAY APPARATUS | Apr 1, 2024 | Pending |
Array
(
[id] => 19321548
[patent_doc_number] => 20240243095
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-18
[patent_title] => SEMICONDUCTOR DEVICE ASSEMBLY, METHOD FOR MANUFACTURING SAME, AND APPLICATION THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/620989
[patent_app_country] => US
[patent_app_date] => 2024-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2931
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18620989
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/620989 | SEMICONDUCTOR DEVICE ASSEMBLY, METHOD FOR MANUFACTURING SAME, AND APPLICATION THEREOF | Mar 27, 2024 | Pending |
Array
(
[id] => 20831247
[patent_doc_number] => 12684846
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-07-14
[patent_title] => Multilayered substrate
[patent_app_type] => utility
[patent_app_number] => 18/617821
[patent_app_country] => US
[patent_app_date] => 2024-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 2358
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18617821
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/617821 | Multilayered substrate | Mar 26, 2024 | Issued |
Array
(
[id] => 19484328
[patent_doc_number] => 20240332370
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => NITRIDE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/618049
[patent_app_country] => US
[patent_app_date] => 2024-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16592
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 292
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18618049
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/618049 | NITRIDE SEMICONDUCTOR DEVICE | Mar 26, 2024 | Pending |
Array
(
[id] => 19853143
[patent_doc_number] => 20250098494
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-20
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/615919
[patent_app_country] => US
[patent_app_date] => 2024-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20341
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18615919
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/615919 | DISPLAY DEVICE | Mar 24, 2024 | Pending |
Array
(
[id] => 20253051
[patent_doc_number] => 20250301920
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-09-25
[patent_title] => QUANTUM DEVICES IN NANOSHEET TECHNOLOGY
[patent_app_type] => utility
[patent_app_number] => 18/613507
[patent_app_country] => US
[patent_app_date] => 2024-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11306
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18613507
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/613507 | QUANTUM DEVICES IN NANOSHEET TECHNOLOGY | Mar 21, 2024 | Pending |