Matthew M. Kim

Array ( [id] => 3605912 [patent_doc_number] => 05522059 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-28 [patent_title] => 'Apparatus for multiport memory access control unit with plurality of bank busy state check mechanisms employing address decoding and coincidence detection schemes' [patent_app_type] => 1 [patent_app_number] => 8/156899 [patent_app_country] => US [patent_app_date] => 1993-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3427 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 319 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/522/05522059.pdf [firstpage_image] =>[orig_patent_app_number] => 156899 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3523990 [patent_doc_number] => 05564032 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-08 [patent_title] => 'Control apparatus for controlling memory unit capable of selecting an electrically erasable non-volatile memory and loading information stored therein' [patent_app_type] => 1 [patent_app_number] => 8/149113 [patent_app_country] => US [patent_app_date] => 1993-11-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5438 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 257 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/564/05564032.pdf [firstpage_image] =>[orig_patent_app_number] => 149113 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3604559 [patent_doc_number] => 05568629 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-22 [patent_title] => 'Method for partitioning disk drives within a physical disk array and selectively assigning disk drive partitions into a logical disk array' [patent_app_type] => 1 [patent_app_number] => 8/148031 [patent_app_country] => US [patent_app_date] => 1993-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3818 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/568/05568629.pdf [firstpage_image] =>[orig_patent_app_number] => 148031 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3564219 [patent_doc_number] => 05572692 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-05 [patent_title] => 'Memory configuration decoding system having automatic row base address generation mechanism for variable memory devices with row access interleaving' [patent_app_type] => 1 [patent_app_number] => 8/143984 [patent_app_country] => US [patent_app_date] => 1993-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 7173 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 241 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/572/05572692.pdf [firstpage_image] =>[orig_patent_app_number] => 143984 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3552647 [patent_doc_number] => 05481691 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-02 [patent_title] => 'Cache page replacement using sequential LIFO and non-sequential LRU cast out' [patent_app_type] => 1 [patent_app_number] => 8/141004 [patent_app_country] => US [patent_app_date] => 1993-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 3268 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 519 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/481/05481691.pdf [firstpage_image] =>[orig_patent_app_number] => 141004 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3605885 [patent_doc_number] => 05522057 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-28 [patent_title] => 'Hybrid write back/write through cache having a streamlined four state cache coherency protocol for uniprocessor computer systems' [patent_app_type] => 1 [patent_app_number] => 8/142199 [patent_app_country] => US [patent_app_date] => 1993-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2805 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/522/05522057.pdf [firstpage_image] =>[orig_patent_app_number] => 142199 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3070477 [patent_doc_number] => 05339411 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-16 [patent_title] => 'Method for managing allocation of memory space' [patent_app_type] => 1 [patent_app_number] => 8/142541 [patent_app_country] => US [patent_app_date] => 1993-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 15 [patent_no_of_words] => 6107 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 272 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/339/05339411.pdf [firstpage_image] =>[orig_patent_app_number] => 142541 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3626378 [patent_doc_number] => 05535365 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-09 [patent_title] => 'Method and apparatus for locking shared memory locations in multiprocessing systems' [patent_app_type] => 1 [patent_app_number] => 8/141259 [patent_app_country] => US [patent_app_date] => 1993-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4375 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/535/05535365.pdf [firstpage_image] =>[orig_patent_app_number] => 141259 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3495021 [patent_doc_number] => 05446854 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-29 [patent_title] => 'Virtual memory computer apparatus and address translation mechanism employing hashing scheme and page frame descriptor that support multiple page sizes' [patent_app_type] => 1 [patent_app_number] => 8/139549 [patent_app_country] => US [patent_app_date] => 1993-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 10337 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 397 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/446/05446854.pdf [firstpage_image] =>[orig_patent_app_number] => 139549 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3424269 [patent_doc_number] => 05412787 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-02 [patent_title] => 'Two-level TLB having the second level TLB implemented in cache tag RAMs' [patent_app_type] => 1 [patent_app_number] => 8/136715 [patent_app_country] => US [patent_app_date] => 1993-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4186 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/412/05412787.pdf [firstpage_image] =>[orig_patent_app_number] => 136715 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3009402 [patent_doc_number] => 05363484 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-08 [patent_title] => 'Multiple computer system with combiner/memory interconnection system employing separate direct access link for transferring information packets' [patent_app_type] => 1 [patent_app_number] => 8/129880 [patent_app_country] => US [patent_app_date] => 1993-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 27 [patent_no_of_words] => 11662 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 245 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/363/05363484.pdf [firstpage_image] =>[orig_patent_app_number] => 129880 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3432584 [patent_doc_number] => 05479642 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-26 [patent_title] => 'Method for maintaining low-overhead and non-coherent cache refresh mechanism with valid status monitoring on time period basis' [patent_app_type] => 1 [patent_app_number] => 8/128919 [patent_app_country] => US [patent_app_date] => 1993-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2750 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 660 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/479/05479642.pdf [firstpage_image] =>[orig_patent_app_number] => 128919 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3526990 [patent_doc_number] => 05513374 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-30 [patent_title] => 'On-chip interface and DMA controller with interrupt functions for digital signal processor' [patent_app_type] => 1 [patent_app_number] => 8/127685 [patent_app_country] => US [patent_app_date] => 1993-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 43 [patent_figures_cnt] => 49 [patent_no_of_words] => 18102 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 458 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/513/05513374.pdf [firstpage_image] =>[orig_patent_app_number] => 127685 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3627262 [patent_doc_number] => 05535417 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-09 [patent_title] => 'On-chip DMA controller with host computer interface employing boot sequencing and address generation schemes' [patent_app_type] => 1 [patent_app_number] => 8/127429 [patent_app_country] => US [patent_app_date] => 1993-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 43 [patent_figures_cnt] => 49 [patent_no_of_words] => 18096 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 378 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/535/05535417.pdf [firstpage_image] =>[orig_patent_app_number] => 127429 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3605840 [patent_doc_number] => 05522054 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-28 [patent_title] => 'Dynamic control of outstanding hard disk read requests for sequential and random operations' [patent_app_type] => 1 [patent_app_number] => 8/120679 [patent_app_country] => US [patent_app_date] => 1993-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7020 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/522/05522054.pdf [firstpage_image] =>[orig_patent_app_number] => 120679 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3701798 [patent_doc_number] => 05604882 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-18 [patent_title] => 'System and method for empty notification from peer cache units to global storage control unit in a multiprocessor data processing system' [patent_app_type] => 1 [patent_app_number] => 8/113554 [patent_app_country] => US [patent_app_date] => 1993-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3580 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/604/05604882.pdf [firstpage_image] =>[orig_patent_app_number] => 113554 [rel_patent_id] =>[rel_patent_doc_number] =>)