Matthew O Savage

Array ( [id] => 3130769 [patent_doc_number] => 05381376 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-10 [patent_title] => 'Video RAM having block selection function during serial write transfer operation' [patent_app_type] => 1 [patent_app_number] => 7/976920 [patent_app_country] => US [patent_app_date] => 1992-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3747 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/381/05381376.pdf [firstpage_image] =>[orig_patent_app_number] => 976920 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3086801 [patent_doc_number] => 05297101 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-22 [patent_title] => 'PROM IC with a margin test function' [patent_app_type] => 1 [patent_app_number] => 7/960807 [patent_app_country] => US [patent_app_date] => 1992-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3186 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/297/05297101.pdf [firstpage_image] =>[orig_patent_app_number] => 960807 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3080165 [patent_doc_number] => 05361237 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-01 [patent_title] => 'Semiconductor memory device provided with a word-line driver circuit using boosted voltage-source divided decoding' [patent_app_type] => 1 [patent_app_number] => 7/959559 [patent_app_country] => US [patent_app_date] => 1992-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 16 [patent_no_of_words] => 3992 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/361/05361237.pdf [firstpage_image] =>[orig_patent_app_number] => 959559 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3468487 [patent_doc_number] => 05383153 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-17 [patent_title] => 'Semiconductor memory device with flash-clear function' [patent_app_type] => 1 [patent_app_number] => 7/959619 [patent_app_country] => US [patent_app_date] => 1992-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 1718 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/383/05383153.pdf [firstpage_image] =>[orig_patent_app_number] => 959619 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3107989 [patent_doc_number] => 05319595 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-07 [patent_title] => 'Semiconductor memory device with split read data bus system' [patent_app_type] => 1 [patent_app_number] => 7/958794 [patent_app_country] => US [patent_app_date] => 1992-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4241 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 387 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/319/05319595.pdf [firstpage_image] =>[orig_patent_app_number] => 958794 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3421401 [patent_doc_number] => 05412600 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-02 [patent_title] => 'Non-volatile semiconductor device with selecting transistor formed between adjacent memory transistors' [patent_app_type] => 1 [patent_app_number] => 7/958060 [patent_app_country] => US [patent_app_date] => 1992-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 35 [patent_no_of_words] => 7939 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/412/05412600.pdf [firstpage_image] =>[orig_patent_app_number] => 958060 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3044314 [patent_doc_number] => 05329482 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-12 [patent_title] => 'Semiconductor memory device and method for producing it' [patent_app_type] => 1 [patent_app_number] => 7/957147 [patent_app_country] => US [patent_app_date] => 1992-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 4364 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/329/05329482.pdf [firstpage_image] =>[orig_patent_app_number] => 957147 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3061456 [patent_doc_number] => 05325332 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-28 [patent_title] => 'Dual port semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 7/956244 [patent_app_country] => US [patent_app_date] => 1992-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 5212 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 351 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/325/05325332.pdf [firstpage_image] =>[orig_patent_app_number] => 956244 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3130882 [patent_doc_number] => 05384734 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-24 [patent_title] => 'Multiport memory device and an operation method thereof' [patent_app_type] => 1 [patent_app_number] => 7/956137 [patent_app_country] => US [patent_app_date] => 1992-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 21 [patent_no_of_words] => 9072 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 427 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/384/05384734.pdf [firstpage_image] =>[orig_patent_app_number] => 956137 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3020859 [patent_doc_number] => 05282158 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-25 [patent_title] => 'Transistor antifuse for a programmable ROM' [patent_app_type] => 1 [patent_app_number] => 7/934024 [patent_app_country] => US [patent_app_date] => 1992-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 1600 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/282/05282158.pdf [firstpage_image] =>[orig_patent_app_number] => 934024 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3018607 [patent_doc_number] => 05355330 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-11 [patent_title] => 'Capacitive memory having a PN junction writing and tunneling through an insulator of a charge holding electrode' [patent_app_type] => 1 [patent_app_number] => 7/932242 [patent_app_country] => US [patent_app_date] => 1992-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 37 [patent_no_of_words] => 7557 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/355/05355330.pdf [firstpage_image] =>[orig_patent_app_number] => 932242 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3039510 [patent_doc_number] => 05349559 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-09-20 [patent_title] => 'Internal voltage generating circuit' [patent_app_type] => 1 [patent_app_number] => 7/940205 [patent_app_country] => US [patent_app_date] => 1992-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2682 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/349/05349559.pdf [firstpage_image] =>[orig_patent_app_number] => 940205 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3032364 [patent_doc_number] => 05327389 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-05 [patent_title] => 'Semiconductor memory device having a block selection function with low power consumptions' [patent_app_type] => 1 [patent_app_number] => 7/918770 [patent_app_country] => US [patent_app_date] => 1992-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 2844 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/327/05327389.pdf [firstpage_image] =>[orig_patent_app_number] => 918770 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3006480 [patent_doc_number] => 05363325 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-08 [patent_title] => 'Dynamic semiconductor memory device having high integration density' [patent_app_type] => 1 [patent_app_number] => 7/907032 [patent_app_country] => US [patent_app_date] => 1992-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 48 [patent_figures_cnt] => 58 [patent_no_of_words] => 16080 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/363/05363325.pdf [firstpage_image] =>[orig_patent_app_number] => 907032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3046398 [patent_doc_number] => 05373469 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-13 [patent_title] => 'Differential amplifier with a latching function and a memory apparatus employing same' [patent_app_type] => 1 [patent_app_number] => 7/890260 [patent_app_country] => US [patent_app_date] => 1992-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 35 [patent_no_of_words] => 11435 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/373/05373469.pdf [firstpage_image] =>[orig_patent_app_number] => 890260 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3009278 [patent_doc_number] => 05359566 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-25 [patent_title] => 'Dynamic random access memory' [patent_app_type] => 1 [patent_app_number] => 7/890252 [patent_app_country] => US [patent_app_date] => 1992-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 20 [patent_no_of_words] => 9187 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 36 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/359/05359566.pdf [firstpage_image] =>[orig_patent_app_number] => 890252 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3076236 [patent_doc_number] => 05353254 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-04 [patent_title] => 'Semiconductor memory device having burn-in test circuit' [patent_app_type] => 1 [patent_app_number] => 7/887442 [patent_app_country] => US [patent_app_date] => 1992-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 13 [patent_no_of_words] => 3242 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/353/05353254.pdf [firstpage_image] =>[orig_patent_app_number] => 887442 [rel_patent_id] =>[rel_patent_doc_number] =>)