Matthew O Savage

Array ( [id] => 3866911 [patent_doc_number] => 05768194 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-16 [patent_title] => 'Data line disturbance free memory block divided flash memory and microcomputer having flash memory therein' [patent_app_type] => 1 [patent_app_number] => 8/473114 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 64 [patent_figures_cnt] => 80 [patent_no_of_words] => 31542 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 247 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/768/05768194.pdf [firstpage_image] =>[orig_patent_app_number] => 473114 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3613078 [patent_doc_number] => 05579274 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-26 [patent_title] => 'Sense circuit for a flash eefprom cell having a negative delta threshold voltage' [patent_app_type] => 1 [patent_app_number] => 8/483038 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 11517 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/579/05579274.pdf [firstpage_image] =>[orig_patent_app_number] => 483038 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3565948 [patent_doc_number] => 05544102 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-06 [patent_title] => 'Semiconductor memory device including stabilizing capacitive elements each having a MOS capacitor structure' [patent_app_type] => 1 [patent_app_number] => 8/471047 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 36 [patent_no_of_words] => 13121 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/544/05544102.pdf [firstpage_image] =>[orig_patent_app_number] => 471047 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3740932 [patent_doc_number] => 05666311 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-09 [patent_title] => 'Method of making semiconductor device having isolating trenches' [patent_app_type] => 1 [patent_app_number] => 8/467834 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 35 [patent_no_of_words] => 7603 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/666/05666311.pdf [firstpage_image] =>[orig_patent_app_number] => 467834 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3705376 [patent_doc_number] => 05619470 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-08 [patent_title] => 'Non-volatile dynamic random access memory' [patent_app_type] => 1 [patent_app_number] => 8/459098 [patent_app_country] => US [patent_app_date] => 1995-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 25 [patent_no_of_words] => 14926 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/619/05619470.pdf [firstpage_image] =>[orig_patent_app_number] => 459098 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3597682 [patent_doc_number] => 05550770 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-27 [patent_title] => 'Semiconductor memory device having ferroelectric capacitor memory cells with reading, writing and forced refreshing functions and a method of operating the same' [patent_app_type] => 1 [patent_app_number] => 8/458159 [patent_app_country] => US [patent_app_date] => 1995-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 53 [patent_figures_cnt] => 70 [patent_no_of_words] => 23201 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/550/05550770.pdf [firstpage_image] =>[orig_patent_app_number] => 458159 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3738575 [patent_doc_number] => 05671186 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-23 [patent_title] => 'Semiconductor memory device having bit line precharger' [patent_app_type] => 1 [patent_app_number] => 8/457588 [patent_app_country] => US [patent_app_date] => 1995-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3240 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/671/05671186.pdf [firstpage_image] =>[orig_patent_app_number] => 457588 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3559447 [patent_doc_number] => 05548552 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-20 [patent_title] => 'Reconfigurable programmable logic device' [patent_app_type] => 1 [patent_app_number] => 8/457884 [patent_app_country] => US [patent_app_date] => 1995-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5172 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/548/05548552.pdf [firstpage_image] =>[orig_patent_app_number] => 457884 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3741208 [patent_doc_number] => 05636164 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-03 [patent_title] => 'Gate array for accelerating access to a random access memory' [patent_app_type] => 1 [patent_app_number] => 8/448083 [patent_app_country] => US [patent_app_date] => 1995-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 4940 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/636/05636164.pdf [firstpage_image] =>[orig_patent_app_number] => 448083 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3608728 [patent_doc_number] => 05559748 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-24 [patent_title] => 'Semiconductor integrated circuit allowing change of product specification and chip screening method therewith' [patent_app_type] => 1 [patent_app_number] => 8/438656 [patent_app_country] => US [patent_app_date] => 1995-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 39 [patent_no_of_words] => 13387 [patent_no_of_claims] => 69 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/559/05559748.pdf [firstpage_image] =>[orig_patent_app_number] => 438656 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3691352 [patent_doc_number] => 05633827 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-27 [patent_title] => 'Semiconductor integrated circuit device allowing change of product specification and chip screening method therewith' [patent_app_type] => 1 [patent_app_number] => 8/435661 [patent_app_country] => US [patent_app_date] => 1995-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 39 [patent_no_of_words] => 13423 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/633/05633827.pdf [firstpage_image] =>[orig_patent_app_number] => 435661 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3668037 [patent_doc_number] => 05627788 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-06 [patent_title] => 'Memory unit with bit line discharger' [patent_app_type] => 1 [patent_app_number] => 8/437090 [patent_app_country] => US [patent_app_date] => 1995-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4236 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/627/05627788.pdf [firstpage_image] =>[orig_patent_app_number] => 437090 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3482404 [patent_doc_number] => 05477491 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-19 [patent_title] => 'Semiconductor memory device with a self-initializing circuit operable after supply of power' [patent_app_type] => 1 [patent_app_number] => 8/431383 [patent_app_country] => US [patent_app_date] => 1995-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2969 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/477/05477491.pdf [firstpage_image] =>[orig_patent_app_number] => 431383 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3566959 [patent_doc_number] => 05502681 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-03-26 [patent_title] => 'Column start signal generation circuit for memory device' [patent_app_type] => 1 [patent_app_number] => 8/428987 [patent_app_country] => US [patent_app_date] => 1995-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 3572 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/502/05502681.pdf [firstpage_image] =>[orig_patent_app_number] => 428987 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3613010 [patent_doc_number] => 05579270 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-26 [patent_title] => 'Flash EEPROM with auto-function for automatically writing or erasing data' [patent_app_type] => 1 [patent_app_number] => 8/428696 [patent_app_country] => US [patent_app_date] => 1995-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4670 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/579/05579270.pdf [firstpage_image] =>[orig_patent_app_number] => 428696 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3712709 [patent_doc_number] => 05646897 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-08 [patent_title] => 'Logic gate circuit and parallel bit test circuit for semiconductor memory devices, capable of operation at low power source levels' [patent_app_type] => 1 [patent_app_number] => 8/426384 [patent_app_country] => US [patent_app_date] => 1995-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 16 [patent_no_of_words] => 16006 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 27 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/646/05646897.pdf [firstpage_image] =>[orig_patent_app_number] => 426384 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3608553 [patent_doc_number] => 05559736 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-24 [patent_title] => 'Non-volatile semiconductor memory device capable of preventing excessive-writing' [patent_app_type] => 1 [patent_app_number] => 8/424646 [patent_app_country] => US [patent_app_date] => 1995-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 5319 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/559/05559736.pdf [firstpage_image] =>[orig_patent_app_number] => 424646 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3601283 [patent_doc_number] => 05568422 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-22 [patent_title] => 'Flash memory having a side wall immediately adjacent the side of a gate electrode as a mask to effect the etching of a substrate' [patent_app_type] => 1 [patent_app_number] => 8/423817 [patent_app_country] => US [patent_app_date] => 1995-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 5521 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 264 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/568/05568422.pdf [firstpage_image] =>[orig_patent_app_number] => 423817 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3741222 [patent_doc_number] => 05636165 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-03 [patent_title] => 'Apparatus for and method of facilitating proper data transfer between two or more digital memory elements' [patent_app_type] => 1 [patent_app_number] => 8/421938 [patent_app_country] => US [patent_app_date] => 1995-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3815 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/636/05636165.pdf [firstpage_image] =>[orig_patent_app_number] => 421938 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3636363 [patent_doc_number] => 05621678 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-15 [patent_title] => 'Programmable memory controller for power and noise reduction' [patent_app_type] => 1 [patent_app_number] => 8/422237 [patent_app_country] => US [patent_app_date] => 1995-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 27 [patent_no_of_words] => 13935 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/621/05621678.pdf [firstpage_image] =>[orig_patent_app_number] => 422237 [rel_patent_id] =>[rel_patent_doc_number] =>)