Matthew O Savage

Array ( [id] => 3501001 [patent_doc_number] => 05561634 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-01 [patent_title] => 'Input buffer of semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/366583 [patent_app_country] => US [patent_app_date] => 1994-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 5651 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/561/05561634.pdf [firstpage_image] =>[orig_patent_app_number] => 366583 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3596612 [patent_doc_number] => 05553022 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-03 [patent_title] => 'Integrated circuit identification apparatus and method' [patent_app_type] => 1 [patent_app_number] => 8/364584 [patent_app_country] => US [patent_app_date] => 1994-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4574 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/553/05553022.pdf [firstpage_image] =>[orig_patent_app_number] => 364584 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3530437 [patent_doc_number] => 05490114 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-06 [patent_title] => 'High performance extended data out' [patent_app_type] => 1 [patent_app_number] => 8/362086 [patent_app_country] => US [patent_app_date] => 1994-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 2552 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/490/05490114.pdf [firstpage_image] =>[orig_patent_app_number] => 362086 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3502213 [patent_doc_number] => 05537349 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-16 [patent_title] => 'Memory in integrated circuit form with improved reading time' [patent_app_type] => 1 [patent_app_number] => 8/361996 [patent_app_country] => US [patent_app_date] => 1994-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 7491 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/537/05537349.pdf [firstpage_image] =>[orig_patent_app_number] => 361996 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3499899 [patent_doc_number] => 05440522 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-08 [patent_title] => 'Connection/disconnection control circuit for data lines between memory groups' [patent_app_type] => 1 [patent_app_number] => 8/354136 [patent_app_country] => US [patent_app_date] => 1994-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5929 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/440/05440522.pdf [firstpage_image] =>[orig_patent_app_number] => 354136 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3704563 [patent_doc_number] => 05596529 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-21 [patent_title] => 'Nonvolatile semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/351185 [patent_app_country] => US [patent_app_date] => 1994-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 33 [patent_no_of_words] => 10365 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/596/05596529.pdf [firstpage_image] =>[orig_patent_app_number] => 351185 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3566125 [patent_doc_number] => 05544113 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-06 [patent_title] => 'Random access memory having a flexible array redundancy scheme' [patent_app_type] => 1 [patent_app_number] => 8/346965 [patent_app_country] => US [patent_app_date] => 1994-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 5492 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/544/05544113.pdf [firstpage_image] =>[orig_patent_app_number] => 346965 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3617830 [patent_doc_number] => 05590073 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-31 [patent_title] => 'Random access memory having flash memory' [patent_app_type] => 1 [patent_app_number] => 8/345695 [patent_app_country] => US [patent_app_date] => 1994-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 9615 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/590/05590073.pdf [firstpage_image] =>[orig_patent_app_number] => 345695 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3546822 [patent_doc_number] => 05495443 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-27 [patent_title] => 'Dynamic memory having a ground control circuit' [patent_app_type] => 1 [patent_app_number] => 8/344696 [patent_app_country] => US [patent_app_date] => 1994-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3718 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 579 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/495/05495443.pdf [firstpage_image] =>[orig_patent_app_number] => 344696 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3497743 [patent_doc_number] => 05475646 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-12 [patent_title] => 'Screening circuitry for a dynamic random access memory' [patent_app_type] => 1 [patent_app_number] => 8/342000 [patent_app_country] => US [patent_app_date] => 1994-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 17 [patent_no_of_words] => 7191 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/475/05475646.pdf [firstpage_image] =>[orig_patent_app_number] => 342000 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3644796 [patent_doc_number] => 05610871 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-11 [patent_title] => 'Semiconductor memory device having a hierarchical bit line structure with reduced interference noise' [patent_app_type] => 1 [patent_app_number] => 8/341145 [patent_app_country] => US [patent_app_date] => 1994-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 61 [patent_figures_cnt] => 96 [patent_no_of_words] => 32356 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/610/05610871.pdf [firstpage_image] =>[orig_patent_app_number] => 341145 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3597804 [patent_doc_number] => 05550779 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-27 [patent_title] => 'Holographic memory with angle, spatial and out-of-plane multiplexing' [patent_app_type] => 1 [patent_app_number] => 8/326783 [patent_app_country] => US [patent_app_date] => 1994-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 18 [patent_no_of_words] => 5331 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/550/05550779.pdf [firstpage_image] =>[orig_patent_app_number] => 326783 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3467459 [patent_doc_number] => 05473572 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-05 [patent_title] => 'Power saving system for a memory controller' [patent_app_type] => 1 [patent_app_number] => 8/326134 [patent_app_country] => US [patent_app_date] => 1994-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 1766 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/473/05473572.pdf [firstpage_image] =>[orig_patent_app_number] => 326134 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3572857 [patent_doc_number] => 05526309 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-11 [patent_title] => 'Flash memory device having high speed erase mode and method for performing the erase mode' [patent_app_type] => 1 [patent_app_number] => 8/320984 [patent_app_country] => US [patent_app_date] => 1994-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 4679 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/526/05526309.pdf [firstpage_image] =>[orig_patent_app_number] => 320984 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3596540 [patent_doc_number] => 05553017 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-03 [patent_title] => 'Electrically erasable and programmable read-only memory cells with a single polysilicon level and method for producing the same' [patent_app_type] => 1 [patent_app_number] => 8/310836 [patent_app_country] => US [patent_app_date] => 1994-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 9 [patent_no_of_words] => 2370 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/553/05553017.pdf [firstpage_image] =>[orig_patent_app_number] => 310836 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3600808 [patent_doc_number] => 05488585 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-30 [patent_title] => 'Circuit for generating column decoder enable signal in a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/294085 [patent_app_country] => US [patent_app_date] => 1994-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 16 [patent_no_of_words] => 2697 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/488/05488585.pdf [firstpage_image] =>[orig_patent_app_number] => 294085 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3117207 [patent_doc_number] => 05418755 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-23 [patent_title] => 'Memory buffer having selective flush capability' [patent_app_type] => 1 [patent_app_number] => 8/290671 [patent_app_country] => US [patent_app_date] => 1994-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 4773 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 270 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/418/05418755.pdf [firstpage_image] =>[orig_patent_app_number] => 290671 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3576916 [patent_doc_number] => 05485420 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-16 [patent_title] => 'Static-random-access memory cell and an integrated circuit having a static-random-access memory cell' [patent_app_type] => 1 [patent_app_number] => 8/278465 [patent_app_country] => US [patent_app_date] => 1994-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 6440 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/485/05485420.pdf [firstpage_image] =>[orig_patent_app_number] => 278465 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3471738 [patent_doc_number] => 05469383 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-21 [patent_title] => 'Memory cell array having continuous-strip field-oxide regions' [patent_app_type] => 1 [patent_app_number] => 8/265349 [patent_app_country] => US [patent_app_date] => 1994-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2750 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/469/05469383.pdf [firstpage_image] =>[orig_patent_app_number] => 265349 [rel_patent_id] =>[rel_patent_doc_number] =>)