Matthew O Savage

Array ( [id] => 3468584 [patent_doc_number] => 05383160 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-17 [patent_title] => 'Dynamic random access memory' [patent_app_type] => 1 [patent_app_number] => 8/187517 [patent_app_country] => US [patent_app_date] => 1994-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 17 [patent_no_of_words] => 11701 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 281 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/383/05383160.pdf [firstpage_image] =>[orig_patent_app_number] => 187517 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3422163 [patent_doc_number] => 05444661 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-22 [patent_title] => 'Semiconductor memory device having test circuit' [patent_app_type] => 1 [patent_app_number] => 8/186142 [patent_app_country] => US [patent_app_date] => 1994-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 3480 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 296 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/444/05444661.pdf [firstpage_image] =>[orig_patent_app_number] => 186142 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3495085 [patent_doc_number] => 05426603 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-20 [patent_title] => 'Dynamic RAM and information processing system using the same' [patent_app_type] => 1 [patent_app_number] => 8/186460 [patent_app_country] => US [patent_app_date] => 1994-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 35 [patent_no_of_words] => 18937 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/426/05426603.pdf [firstpage_image] =>[orig_patent_app_number] => 186460 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3427942 [patent_doc_number] => 05434815 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-18 [patent_title] => 'Stress reduction for non-volatile memory cell' [patent_app_type] => 1 [patent_app_number] => 8/184227 [patent_app_country] => US [patent_app_date] => 1994-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 4851 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/434/05434815.pdf [firstpage_image] =>[orig_patent_app_number] => 184227 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3471694 [patent_doc_number] => 05469380 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-21 [patent_title] => 'Semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/179666 [patent_app_country] => US [patent_app_date] => 1994-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 8963 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 320 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/469/05469380.pdf [firstpage_image] =>[orig_patent_app_number] => 179666 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3459216 [patent_doc_number] => 05424976 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-13 [patent_title] => 'Processing system with a ferroelectric memory' [patent_app_type] => 1 [patent_app_number] => 8/179802 [patent_app_country] => US [patent_app_date] => 1994-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5469 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/424/05424976.pdf [firstpage_image] =>[orig_patent_app_number] => 179802 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3489296 [patent_doc_number] => 05457651 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-10 [patent_title] => 'Method and architecture for accelerated programming of uniform data into an electrically programmable memory' [patent_app_type] => 1 [patent_app_number] => 8/177116 [patent_app_country] => US [patent_app_date] => 1994-01-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5921 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/457/05457651.pdf [firstpage_image] =>[orig_patent_app_number] => 177116 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3459422 [patent_doc_number] => 05424990 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-13 [patent_title] => 'Semiconductor memory having built-in voltage stress test mode' [patent_app_type] => 1 [patent_app_number] => 8/175537 [patent_app_country] => US [patent_app_date] => 1993-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 33 [patent_no_of_words] => 9260 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/424/05424990.pdf [firstpage_image] =>[orig_patent_app_number] => 175537 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3492508 [patent_doc_number] => 05446688 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-29 [patent_title] => 'Non-volatile semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/171715 [patent_app_country] => US [patent_app_date] => 1993-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 6458 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/446/05446688.pdf [firstpage_image] =>[orig_patent_app_number] => 171715 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3455553 [patent_doc_number] => 05420817 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-30 [patent_title] => 'Semiconductor integrated circuit device comprising memory area in which structurally different memory cells are included' [patent_app_type] => 1 [patent_app_number] => 8/167152 [patent_app_country] => US [patent_app_date] => 1993-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 3451 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/420/05420817.pdf [firstpage_image] =>[orig_patent_app_number] => 167152 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3130624 [patent_doc_number] => 05381368 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-10 [patent_title] => 'Hardware implemented row copy enable mode for DRAMS to create repetitive backgrounds for video images or DRAM testing' [patent_app_type] => 1 [patent_app_number] => 8/165773 [patent_app_country] => US [patent_app_date] => 1993-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2436 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/381/05381368.pdf [firstpage_image] =>[orig_patent_app_number] => 165773 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3485668 [patent_doc_number] => 05432746 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-11 [patent_title] => 'EEPROM memory organized in plural bit words' [patent_app_type] => 1 [patent_app_number] => 8/163864 [patent_app_country] => US [patent_app_date] => 1993-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3948 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/432/05432746.pdf [firstpage_image] =>[orig_patent_app_number] => 163864 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3116941 [patent_doc_number] => 05418743 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-23 [patent_title] => 'Method of writing into non-volatile semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/161508 [patent_app_country] => US [patent_app_date] => 1993-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4527 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 296 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/418/05418743.pdf [firstpage_image] =>[orig_patent_app_number] => 161508 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3563498 [patent_doc_number] => 05519652 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-21 [patent_title] => 'Nonvolatile semiconductor memory for positively holding stored data' [patent_app_type] => 1 [patent_app_number] => 8/158796 [patent_app_country] => US [patent_app_date] => 1993-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 29 [patent_no_of_words] => 8772 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/519/05519652.pdf [firstpage_image] =>[orig_patent_app_number] => 158796 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3530468 [patent_doc_number] => 05490116 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-06 [patent_title] => 'Semiconductor memory device including a component having improved breakdown voltage characteristics' [patent_app_type] => 1 [patent_app_number] => 8/151248 [patent_app_country] => US [patent_app_date] => 1993-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 36 [patent_no_of_words] => 13138 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/490/05490116.pdf [firstpage_image] =>[orig_patent_app_number] => 151248 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3006558 [patent_doc_number] => 05363329 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-08 [patent_title] => 'Semiconductor memory device for use in an electrically alterable read-only memory' [patent_app_type] => 1 [patent_app_number] => 8/150615 [patent_app_country] => US [patent_app_date] => 1993-11-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4175 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/363/05363329.pdf [firstpage_image] =>[orig_patent_app_number] => 150615 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3130919 [patent_doc_number] => 05384736 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-24 [patent_title] => 'Data output circuit of a semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/143895 [patent_app_country] => US [patent_app_date] => 1993-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2871 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/384/05384736.pdf [firstpage_image] =>[orig_patent_app_number] => 143895 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3489571 [patent_doc_number] => 05400277 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-21 [patent_title] => 'Semiconductor on insulator static random access meory cell utilizing polysilicon resistors formed in trenches' [patent_app_type] => 1 [patent_app_number] => 8/145450 [patent_app_country] => US [patent_app_date] => 1993-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2549 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/400/05400277.pdf [firstpage_image] =>[orig_patent_app_number] => 145450 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3009152 [patent_doc_number] => 05359559 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-25 [patent_title] => 'Semiconductor memory device having redundant memory cells' [patent_app_type] => 1 [patent_app_number] => 8/143510 [patent_app_country] => US [patent_app_date] => 1993-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 4056 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 275 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/359/05359559.pdf [firstpage_image] =>[orig_patent_app_number] => 143510 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3633205 [patent_doc_number] => 05602780 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-11 [patent_title] => 'Serial to parallel and parallel to serial architecture for a RAM based FIFO memory' [patent_app_type] => 1 [patent_app_number] => 8/139348 [patent_app_country] => US [patent_app_date] => 1993-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 6796 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/602/05602780.pdf [firstpage_image] =>[orig_patent_app_number] => 139348 [rel_patent_id] =>[rel_patent_doc_number] =>)