
Max Mathew
Examiner (ID: 12068, Phone: (571)272-2378 , Office: P/2649 )
| Most Active Art Unit | 2649 |
| Art Unit(s) | 2644, 2649 |
| Total Applications | 304 |
| Issued Applications | 248 |
| Pending Applications | 0 |
| Abandoned Applications | 58 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16471786
[patent_doc_number] => 20200373324
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-26
[patent_title] => THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/773084
[patent_app_country] => US
[patent_app_date] => 2020-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7879
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16773084
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/773084 | Three-dimensional semiconductor memory device | Jan 26, 2020 | Issued |
Array
(
[id] => 16440489
[patent_doc_number] => 20200357816
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-12
[patent_title] => VERTICAL MEMORY DEVICES AND METHODS OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/749110
[patent_app_country] => US
[patent_app_date] => 2020-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16259
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16749110
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/749110 | Vertical memory devices and methods of manufacturing the same | Jan 21, 2020 | Issued |
Array
(
[id] => 16966263
[patent_doc_number] => 20210217762
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-15
[patent_title] => MICROELECTRONIC DEVICES INCLUDING CORROSION CONTAINMENT FEATURES, AND RELATED ELECTRONIC SYSTEMS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 16/743342
[patent_app_country] => US
[patent_app_date] => 2020-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8673
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16743342
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/743342 | Microelectronic devices including corrosion containment features, and related electronic systems and methods | Jan 14, 2020 | Issued |
Array
(
[id] => 16249554
[patent_doc_number] => 10748929
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-18
[patent_title] => Three-dimensional semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 16/739417
[patent_app_country] => US
[patent_app_date] => 2020-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 42
[patent_figures_cnt] => 55
[patent_no_of_words] => 14860
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16739417
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/739417 | Three-dimensional semiconductor devices | Jan 9, 2020 | Issued |
Array
(
[id] => 17353223
[patent_doc_number] => 11227870
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-18
[patent_title] => Semiconductor memory device and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/739392
[patent_app_country] => US
[patent_app_date] => 2020-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 10694
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16739392
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/739392 | Semiconductor memory device and method for fabricating the same | Jan 9, 2020 | Issued |
Array
(
[id] => 16117711
[patent_doc_number] => 20200210878
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => REMOVAL OF WIREBONDS IN QUANTUM HARDWARE
[patent_app_type] => utility
[patent_app_number] => 16/738424
[patent_app_country] => US
[patent_app_date] => 2020-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4507
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16738424
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/738424 | Removal of wirebonds in quantum hardware | Jan 8, 2020 | Issued |
Array
(
[id] => 16528825
[patent_doc_number] => 20200402906
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-24
[patent_title] => SEMICONDUCTOR DEVICE HAVING A STACKED STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/732772
[patent_app_country] => US
[patent_app_date] => 2020-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11030
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16732772
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/732772 | Semiconductor device having a stacked structure | Jan 1, 2020 | Issued |
Array
(
[id] => 15874041
[patent_doc_number] => 20200144424
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => SEMICONDUCTOR DEVICE AND DISPLAY DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/732425
[patent_app_country] => US
[patent_app_date] => 2020-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 37620
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16732425
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/732425 | Semiconductor device and display device including the same | Jan 1, 2020 | Issued |
Array
(
[id] => 16677571
[patent_doc_number] => 20210066337
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-04
[patent_title] => THREE-DIMENSIONAL MEMORY AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/729827
[patent_app_country] => US
[patent_app_date] => 2019-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12454
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16729827
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/729827 | Three-dimensional memory and fabrication method thereof | Dec 29, 2019 | Issued |
Array
(
[id] => 17366034
[patent_doc_number] => 11233065
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-25
[patent_title] => Nonvolatile memory device and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/718498
[patent_app_country] => US
[patent_app_date] => 2019-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 10301
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16718498
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/718498 | Nonvolatile memory device and method for fabricating the same | Dec 17, 2019 | Issued |
Array
(
[id] => 16241661
[patent_doc_number] => 20200258895
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-13
[patent_title] => 3-DIMENSIONAL JUNCTION SEMICONDUCTOR MEMORY DEVICE AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/715201
[patent_app_country] => US
[patent_app_date] => 2019-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5905
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16715201
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/715201 | 3-DIMENSIONAL JUNCTION SEMICONDUCTOR MEMORY DEVICE AND FABRICATION METHOD THEREOF | Dec 15, 2019 | Abandoned |
Array
(
[id] => 16495924
[patent_doc_number] => 10861977
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => FinFET isolation structure
[patent_app_type] => utility
[patent_app_number] => 16/714607
[patent_app_country] => US
[patent_app_date] => 2019-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 5947
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16714607
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/714607 | FinFET isolation structure | Dec 12, 2019 | Issued |
Array
(
[id] => 18080740
[patent_doc_number] => 20220406352
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-22
[patent_title] => DUMMY WORDLINE CONTACTS TO IMPROVE ETCH MARGIN OF SEMI-ISOLATED WORDLINES IN STAIRCASE STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 17/763172
[patent_app_country] => US
[patent_app_date] => 2019-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10701
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17763172
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/763172 | Dummy wordline contacts to improve etch margin of semi-isolated wordlines in staircase structures | Dec 11, 2019 | Issued |
Array
(
[id] => 17366033
[patent_doc_number] => 11233064
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-25
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/710726
[patent_app_country] => US
[patent_app_date] => 2019-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 9458
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16710726
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/710726 | Semiconductor device | Dec 10, 2019 | Issued |
Array
(
[id] => 17607203
[patent_doc_number] => 11335695
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-17
[patent_title] => Integrated circuit device
[patent_app_type] => utility
[patent_app_number] => 16/710402
[patent_app_country] => US
[patent_app_date] => 2019-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 13854
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16710402
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/710402 | Integrated circuit device | Dec 10, 2019 | Issued |
Array
(
[id] => 15775779
[patent_doc_number] => 20200118907
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => COUNTER-FLOW EXPANDING CHANNELS FOR ENHANCED TWO-PHASE HEAT REMOVAL
[patent_app_type] => utility
[patent_app_number] => 16/705278
[patent_app_country] => US
[patent_app_date] => 2019-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3764
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16705278
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/705278 | Counter-flow expanding channels for enhanced two-phase heat removal | Dec 5, 2019 | Issued |
Array
(
[id] => 16889048
[patent_doc_number] => 20210175245
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-10
[patent_title] => Methods of Forming Charge-Blocking Material, and Integrated Assemblies Having Charge-Blocking Material
[patent_app_type] => utility
[patent_app_number] => 16/704176
[patent_app_country] => US
[patent_app_date] => 2019-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8883
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -30
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16704176
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/704176 | Methods of forming charge-blocking material, and integrated assemblies having charge-blocking material | Dec 4, 2019 | Issued |
Array
(
[id] => 17590653
[patent_doc_number] => 11328930
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-10
[patent_title] => Multi-faced molded semiconductor package and related methods
[patent_app_type] => utility
[patent_app_number] => 16/702958
[patent_app_country] => US
[patent_app_date] => 2019-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 5692
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16702958
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/702958 | Multi-faced molded semiconductor package and related methods | Dec 3, 2019 | Issued |
Array
(
[id] => 17395878
[patent_doc_number] => 11244902
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-08
[patent_title] => Semiconductor device, method for fabricating the semiconductor device, and memory device and system including the semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/703022
[patent_app_country] => US
[patent_app_date] => 2019-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 50
[patent_no_of_words] => 12386
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16703022
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/703022 | Semiconductor device, method for fabricating the semiconductor device, and memory device and system including the semiconductor device | Dec 3, 2019 | Issued |
Array
(
[id] => 16509373
[patent_doc_number] => 20200388629
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-10
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/701340
[patent_app_country] => US
[patent_app_date] => 2019-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6090
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16701340
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/701340 | Semiconductor device and method of fabricating the same | Dec 2, 2019 | Issued |