
Max Mathew
Examiner (ID: 12068, Phone: (571)272-2378 , Office: P/2649 )
| Most Active Art Unit | 2649 |
| Art Unit(s) | 2644, 2649 |
| Total Applications | 304 |
| Issued Applications | 248 |
| Pending Applications | 0 |
| Abandoned Applications | 58 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16356556
[patent_doc_number] => 10797074
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-06
[patent_title] => Three-dimensional semiconductor memory devices
[patent_app_type] => utility
[patent_app_number] => 16/379063
[patent_app_country] => US
[patent_app_date] => 2019-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 29
[patent_no_of_words] => 8446
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16379063
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/379063 | Three-dimensional semiconductor memory devices | Apr 8, 2019 | Issued |
Array
(
[id] => 14969153
[patent_doc_number] => 20190312055
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-10
[patent_title] => SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/371444
[patent_app_country] => US
[patent_app_date] => 2019-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13474
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16371444
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/371444 | Semiconductor devices and methods of manufacturing the same | Mar 31, 2019 | Issued |
Array
(
[id] => 15922265
[patent_doc_number] => 10658381
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-05-19
[patent_title] => Memory die having wafer warpage reduction through stress balancing employing rotated three-dimensional memory arrays and method of making the same
[patent_app_type] => utility
[patent_app_number] => 16/367455
[patent_app_country] => US
[patent_app_date] => 2019-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 39
[patent_no_of_words] => 19810
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16367455
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/367455 | Memory die having wafer warpage reduction through stress balancing employing rotated three-dimensional memory arrays and method of making the same | Mar 27, 2019 | Issued |
Array
(
[id] => 16293657
[patent_doc_number] => 10770512
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-09-08
[patent_title] => Stacked resistive random access memory with integrated access transistor and high density layout
[patent_app_type] => utility
[patent_app_number] => 16/368065
[patent_app_country] => US
[patent_app_date] => 2019-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 14
[patent_no_of_words] => 6065
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16368065
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/368065 | Stacked resistive random access memory with integrated access transistor and high density layout | Mar 27, 2019 | Issued |
Array
(
[id] => 16479673
[patent_doc_number] => 10854629
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-01
[patent_title] => Three-dimensional memory device containing asymmetric, different size support pillars and method for making the same
[patent_app_type] => utility
[patent_app_number] => 16/368007
[patent_app_country] => US
[patent_app_date] => 2019-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 53
[patent_no_of_words] => 19075
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16368007
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/368007 | Three-dimensional memory device containing asymmetric, different size support pillars and method for making the same | Mar 27, 2019 | Issued |
Array
(
[id] => 14932155
[patent_doc_number] => 20190301715
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-03
[patent_title] => Package Structure and LED Illumination Module
[patent_app_type] => utility
[patent_app_number] => 16/366241
[patent_app_country] => US
[patent_app_date] => 2019-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4960
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16366241
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/366241 | Package structure and LED illumination module | Mar 26, 2019 | Issued |
Array
(
[id] => 17063207
[patent_doc_number] => 11107819
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-31
[patent_title] => Memory cells, semiconductor devices comprising memory cells, and related systems
[patent_app_type] => utility
[patent_app_number] => 16/363624
[patent_app_country] => US
[patent_app_date] => 2019-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 8432
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16363624
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/363624 | Memory cells, semiconductor devices comprising memory cells, and related systems | Mar 24, 2019 | Issued |
Array
(
[id] => 15857811
[patent_doc_number] => 10644207
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-05
[patent_title] => Semiconductor nanoparticle-based light emitting materials
[patent_app_type] => utility
[patent_app_number] => 16/359565
[patent_app_country] => US
[patent_app_date] => 2019-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 13936
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 21
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16359565
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/359565 | Semiconductor nanoparticle-based light emitting materials | Mar 19, 2019 | Issued |
Array
(
[id] => 16316511
[patent_doc_number] => 20200295249
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => REPEATING ALTERNATING MULTILAYER BUFFER LAYER
[patent_app_type] => utility
[patent_app_number] => 16/352542
[patent_app_country] => US
[patent_app_date] => 2019-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4737
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16352542
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/352542 | Repeating alternating multilayer buffer layer | Mar 12, 2019 | Issued |
Array
(
[id] => 16280755
[patent_doc_number] => 10763800
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-01
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/296384
[patent_app_country] => US
[patent_app_date] => 2019-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 20
[patent_no_of_words] => 8950
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16296384
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/296384 | Semiconductor device and manufacturing method thereof | Mar 7, 2019 | Issued |
Array
(
[id] => 16502460
[patent_doc_number] => 10867854
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-15
[patent_title] => Double plug method for tone inversion patterning
[patent_app_type] => utility
[patent_app_number] => 16/242569
[patent_app_country] => US
[patent_app_date] => 2019-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 28
[patent_no_of_words] => 5950
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16242569
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/242569 | Double plug method for tone inversion patterning | Jan 7, 2019 | Issued |
Array
(
[id] => 17074750
[patent_doc_number] => 11111134
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-07
[patent_title] => Method for processing conductive structure
[patent_app_type] => utility
[patent_app_number] => 16/240869
[patent_app_country] => US
[patent_app_date] => 2019-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 11
[patent_no_of_words] => 1369
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 299
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16240869
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/240869 | Method for processing conductive structure | Jan 6, 2019 | Issued |
Array
(
[id] => 14722907
[patent_doc_number] => 20190252517
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => METHOD OF MANUFACTURING SILICON CARBIDE SEMICONDUCTOR DEVICE, AND METHOD OF MANUFACTURING SILICON CARBIDE SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 16/241153
[patent_app_country] => US
[patent_app_date] => 2019-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7880
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16241153
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/241153 | Method of manufacturing silicon carbide semiconductor device, and method of manufacturing silicon carbide substrate | Jan 6, 2019 | Issued |
Array
(
[id] => 17063078
[patent_doc_number] => 11107688
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-31
[patent_title] => Semiconductor device manufacturing method
[patent_app_type] => utility
[patent_app_number] => 16/240168
[patent_app_country] => US
[patent_app_date] => 2019-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3230
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16240168
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/240168 | Semiconductor device manufacturing method | Jan 3, 2019 | Issued |
Array
(
[id] => 16479493
[patent_doc_number] => 10854447
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-01
[patent_title] => Film forming method, method of manufacturing semiconductor device, and film forming device
[patent_app_type] => utility
[patent_app_number] => 16/238663
[patent_app_country] => US
[patent_app_date] => 2019-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 6268
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16238663
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/238663 | Film forming method, method of manufacturing semiconductor device, and film forming device | Jan 2, 2019 | Issued |
Array
(
[id] => 16163065
[patent_doc_number] => 20200219765
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-09
[patent_title] => INTERCONNECT STRUCTURES CONTAINING PATTERNABLE LOW-K DIELECTRICS AND ANTI-REFLECTIVE COATINGS AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/238925
[patent_app_country] => US
[patent_app_date] => 2019-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15253
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16238925
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/238925 | INTERCONNECT STRUCTURES CONTAINING PATTERNABLE LOW-K DIELECTRICS AND ANTI-REFLECTIVE COATINGS AND METHOD OF FABRICATING THE SAME | Jan 2, 2019 | Abandoned |
Array
(
[id] => 16172009
[patent_doc_number] => 10713583
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-07-14
[patent_title] => Removal of wirebonds in quantum hardware
[patent_app_type] => utility
[patent_app_number] => 16/238091
[patent_app_country] => US
[patent_app_date] => 2019-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4502
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16238091
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/238091 | Removal of wirebonds in quantum hardware | Jan 1, 2019 | Issued |
Array
(
[id] => 14191535
[patent_doc_number] => 20190115473
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-18
[patent_title] => Fin Field Effect Transistor (FinFET) Device and Method for Forming the Same
[patent_app_type] => utility
[patent_app_number] => 16/231032
[patent_app_country] => US
[patent_app_date] => 2018-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4431
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16231032
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/231032 | Fin field effect transistor (FinFET) device and method for forming the same | Dec 20, 2018 | Issued |
Array
(
[id] => 14542669
[patent_doc_number] => 20190206956
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-04
[patent_title] => ELECTROLUMINESCENT DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/223060
[patent_app_country] => US
[patent_app_date] => 2018-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8718
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16223060
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/223060 | Electroluminescent display device | Dec 16, 2018 | Issued |
Array
(
[id] => 14510301
[patent_doc_number] => 20190198805
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => DISPLAY PANEL AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/222732
[patent_app_country] => US
[patent_app_date] => 2018-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3822
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16222732
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/222732 | Display panel and method for fabricating the same | Dec 16, 2018 | Issued |