
Max Mathew
Examiner (ID: 12068, Phone: (571)272-2378 , Office: P/2649 )
| Most Active Art Unit | 2649 |
| Art Unit(s) | 2644, 2649 |
| Total Applications | 304 |
| Issued Applications | 248 |
| Pending Applications | 0 |
| Abandoned Applications | 58 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19155098
[patent_doc_number] => 11980034
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-07
[patent_title] => Memory device and manufacturing method of the memory device
[patent_app_type] => utility
[patent_app_number] => 17/320813
[patent_app_country] => US
[patent_app_date] => 2021-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 26
[patent_no_of_words] => 10165
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17320813
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/320813 | Memory device and manufacturing method of the memory device | May 13, 2021 | Issued |
Array
(
[id] => 18859155
[patent_doc_number] => 11856765
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-26
[patent_title] => Three-dimensional memory device including low-k drain-select-level isolation structures and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 17/317578
[patent_app_country] => US
[patent_app_date] => 2021-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 64
[patent_figures_cnt] => 70
[patent_no_of_words] => 27414
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17317578
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/317578 | Three-dimensional memory device including low-k drain-select-level isolation structures and methods of forming the same | May 10, 2021 | Issued |
Array
(
[id] => 17963784
[patent_doc_number] => 20220344365
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-27
[patent_title] => THREE-DIMENSIONAL MEMORY DEVICE INCLUDING SELF-ALIGNED DRAIN-SELECT-LEVEL ISOLATION STRUCTURES AND METHOD OF MAKING THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/237476
[patent_app_country] => US
[patent_app_date] => 2021-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18520
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17237476
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/237476 | Three-dimensional memory device including self-aligned drain-select-level isolation structures and method of making thereof | Apr 21, 2021 | Issued |
Array
(
[id] => 18704897
[patent_doc_number] => 11791415
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-17
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/229021
[patent_app_country] => US
[patent_app_date] => 2021-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 53
[patent_no_of_words] => 23870
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17229021
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/229021 | Semiconductor device | Apr 12, 2021 | Issued |
Array
(
[id] => 18719058
[patent_doc_number] => 11796396
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-24
[patent_title] => Micro-electro-mechanical system (MEMS) thermal sensor
[patent_app_type] => utility
[patent_app_number] => 17/216047
[patent_app_country] => US
[patent_app_date] => 2021-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 59
[patent_no_of_words] => 12481
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17216047
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/216047 | Micro-electro-mechanical system (MEMS) thermal sensor | Mar 28, 2021 | Issued |
Array
(
[id] => 20347671
[patent_doc_number] => 12471409
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-11
[patent_title] => Monolithic electronic device
[patent_app_type] => utility
[patent_app_number] => 17/801100
[patent_app_country] => US
[patent_app_date] => 2021-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 30
[patent_no_of_words] => 11025
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17801100
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/801100 | Monolithic electronic device | Mar 24, 2021 | Issued |
Array
(
[id] => 19982024
[patent_doc_number] => 12349527
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-01
[patent_title] => Microdevice integration into system substrate
[patent_app_type] => utility
[patent_app_number] => 17/200467
[patent_app_country] => US
[patent_app_date] => 2021-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 82
[patent_figures_cnt] => 82
[patent_no_of_words] => 5344
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17200467
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/200467 | Microdevice integration into system substrate | Mar 11, 2021 | Issued |
Array
(
[id] => 17262935
[patent_doc_number] => 20210375920
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-02
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/176398
[patent_app_country] => US
[patent_app_date] => 2021-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15442
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17176398
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/176398 | Semiconductor device | Feb 15, 2021 | Issued |
Array
(
[id] => 16873619
[patent_doc_number] => 20210167086
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-03
[patent_title] => THREE-DIMENSIONAL MEMORY DEVICE WITH SUPPORT STRUCTURES IN GATE LINE SLITS AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/170872
[patent_app_country] => US
[patent_app_date] => 2021-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14534
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17170872
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/170872 | Three-dimensional memory device with support structures in gate line slits and methods for forming the same | Feb 7, 2021 | Issued |
Array
(
[id] => 18952520
[patent_doc_number] => 11895838
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-06
[patent_title] => Vertical memory devices
[patent_app_type] => utility
[patent_app_number] => 17/158107
[patent_app_country] => US
[patent_app_date] => 2021-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 72
[patent_figures_cnt] => 74
[patent_no_of_words] => 13498
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17158107
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/158107 | Vertical memory devices | Jan 25, 2021 | Issued |
Array
(
[id] => 17339495
[patent_doc_number] => 20220005826
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-06
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/148334
[patent_app_country] => US
[patent_app_date] => 2021-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14284
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17148334
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/148334 | Semiconductor device | Jan 12, 2021 | Issued |
Array
(
[id] => 17115762
[patent_doc_number] => 20210296359
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-23
[patent_title] => THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/146564
[patent_app_country] => US
[patent_app_date] => 2021-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11417
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17146564
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/146564 | Three-dimensional semiconductor memory devices | Jan 11, 2021 | Issued |
Array
(
[id] => 17188926
[patent_doc_number] => 20210335811
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-28
[patent_title] => NONVOLATILE MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/143216
[patent_app_country] => US
[patent_app_date] => 2021-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8842
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17143216
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/143216 | Nonvolatile memory device | Jan 6, 2021 | Issued |
Array
(
[id] => 18529824
[patent_doc_number] => 11716841
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-01
[patent_title] => Integrated assemblies and methods of forming integrated assemblies
[patent_app_type] => utility
[patent_app_number] => 17/142804
[patent_app_country] => US
[patent_app_date] => 2021-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 28
[patent_no_of_words] => 9921
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17142804
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/142804 | Integrated assemblies and methods of forming integrated assemblies | Jan 5, 2021 | Issued |
Array
(
[id] => 17691841
[patent_doc_number] => 20220199134
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => MEMORY DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/131437
[patent_app_country] => US
[patent_app_date] => 2020-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7353
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17131437
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/131437 | Memory device and method of fabricating the same | Dec 21, 2020 | Issued |
Array
(
[id] => 17339436
[patent_doc_number] => 20220005767
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-06
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/120341
[patent_app_country] => US
[patent_app_date] => 2020-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9075
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 253
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17120341
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/120341 | Semiconductor memory device | Dec 13, 2020 | Issued |
Array
(
[id] => 18969378
[patent_doc_number] => 11903190
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-13
[patent_title] => Three-dimensional memory device with plural channels per memory opening and methods of making the same
[patent_app_type] => utility
[patent_app_number] => 17/119002
[patent_app_country] => US
[patent_app_date] => 2020-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 81
[patent_figures_cnt] => 118
[patent_no_of_words] => 20529
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17119002
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/119002 | Three-dimensional memory device with plural channels per memory opening and methods of making the same | Dec 10, 2020 | Issued |
Array
(
[id] => 16723879
[patent_doc_number] => 20210091026
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => WAFER-LEVEL PACKAGE INCLUDING UNDER BUMP METAL LAYER
[patent_app_type] => utility
[patent_app_number] => 17/115093
[patent_app_country] => US
[patent_app_date] => 2020-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6124
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17115093
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/115093 | Wafer-level package including under bump metal layer | Dec 7, 2020 | Issued |
Array
(
[id] => 16981634
[patent_doc_number] => 20210225871
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-22
[patent_title] => THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/113456
[patent_app_country] => US
[patent_app_date] => 2020-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11518
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17113456
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/113456 | Three-dimensional semiconductor memory device and method of fabricating the same | Dec 6, 2020 | Issued |
Array
(
[id] => 16781956
[patent_doc_number] => 20210119035
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-22
[patent_title] => FINFET ISOLATION STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/113057
[patent_app_country] => US
[patent_app_date] => 2020-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5958
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17113057
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/113057 | FinFET isolation structure | Dec 5, 2020 | Issued |