M. D. I. Uddin

Array ( [id] => 4375859 [patent_doc_number] => 06219716 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-17 [patent_title] => 'System for bidirectional transfer of concurrently compressed divided groups of data to be distributed, concurrently expanded, and combined using unique data group identifiers' [patent_app_type] => 1 [patent_app_number] => 8/976146 [patent_app_country] => US [patent_app_date] => 1997-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1439 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/219/06219716.pdf [firstpage_image] =>[orig_patent_app_number] => 976146 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4259279 [patent_doc_number] => 06167425 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-26 [patent_title] => 'System for implementing a real time control program in a non-real time operating system using interrupts and enabling a deterministic time charing between the control program and the operating system' [patent_app_type] => 1 [patent_app_number] => 8/974993 [patent_app_country] => US [patent_app_date] => 1997-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2613 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/167/06167425.pdf [firstpage_image] =>[orig_patent_app_number] => 974993 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4215888 [patent_doc_number] => 06014749 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-11 [patent_title] => 'Data processing circuit with self-timed instruction execution and power regulation' [patent_app_type] => 1 [patent_app_number] => 8/968374 [patent_app_country] => US [patent_app_date] => 1997-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 2891 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/014/06014749.pdf [firstpage_image] =>[orig_patent_app_number] => 968374 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3970069 [patent_doc_number] => 05958038 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-28 [patent_title] => 'Computer processor with two addressable memories and two stream registers and method of data streaming of ALU operation' [patent_app_type] => 1 [patent_app_number] => 8/966904 [patent_app_country] => US [patent_app_date] => 1997-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5083 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/958/05958038.pdf [firstpage_image] =>[orig_patent_app_number] => 966904 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4423024 [patent_doc_number] => 06311218 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-30 [patent_title] => 'Method and apparatus for providing security in a star network connection using public key cryptography' [patent_app_type] => 1 [patent_app_number] => 8/955869 [patent_app_country] => US [patent_app_date] => 1997-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3624 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/311/06311218.pdf [firstpage_image] =>[orig_patent_app_number] => 955869 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4336996 [patent_doc_number] => 06249837 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-19 [patent_title] => 'Memory with plurality of blocks each accessed selectively with either one of two operational modes to reduce current dissipation using values of register bits set by an instruction signal' [patent_app_type] => 1 [patent_app_number] => 8/956114 [patent_app_country] => US [patent_app_date] => 1997-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 6161 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/249/06249837.pdf [firstpage_image] =>[orig_patent_app_number] => 956114 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4194748 [patent_doc_number] => 06085276 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-04 [patent_title] => 'Multi-processor computer system having a data switch with simultaneous insertion buffers for eliminating arbitration interdependencies' [patent_app_type] => 1 [patent_app_number] => 8/957751 [patent_app_country] => US [patent_app_date] => 1997-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 39 [patent_figures_cnt] => 55 [patent_no_of_words] => 33243 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/085/06085276.pdf [firstpage_image] =>[orig_patent_app_number] => 957751 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3966624 [patent_doc_number] => 05999734 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-07 [patent_title] => 'Compiler-oriented apparatus for parallel compilation, simulation and execution of computer programs and hardware models' [patent_app_type] => 1 [patent_app_number] => 8/954843 [patent_app_country] => US [patent_app_date] => 1997-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6675 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 250 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/999/05999734.pdf [firstpage_image] =>[orig_patent_app_number] => 954843 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4085396 [patent_doc_number] => 06009509 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-28 [patent_title] => 'Method and system for the temporary designation and utilization of a plurality of physical registers as a stack' [patent_app_type] => 1 [patent_app_number] => 8/946840 [patent_app_country] => US [patent_app_date] => 1997-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 4707 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 420 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/009/06009509.pdf [firstpage_image] =>[orig_patent_app_number] => 946840 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3968963 [patent_doc_number] => 05948086 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-07 [patent_title] => 'Electronic still camera adapted for use in the battery receiving chamber of a portable computer' [patent_app_type] => 1 [patent_app_number] => 8/943893 [patent_app_country] => US [patent_app_date] => 1997-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2259 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 347 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/948/05948086.pdf [firstpage_image] =>[orig_patent_app_number] => 943893 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4422196 [patent_doc_number] => 06173346 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-09 [patent_title] => 'Method for hot swapping a programmable storage adapter using a programmable processor for selectively enabling or disabling power to adapter slot in response to respective request signals' [patent_app_type] => 1 [patent_app_number] => 8/942458 [patent_app_country] => US [patent_app_date] => 1997-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 21 [patent_no_of_words] => 11426 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 333 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/173/06173346.pdf [firstpage_image] =>[orig_patent_app_number] => 942458 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4146970 [patent_doc_number] => 06128669 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-03 [patent_title] => 'System having a bridge with distributed burst engine to decouple input/output task from a processor' [patent_app_type] => 1 [patent_app_number] => 8/940367 [patent_app_country] => US [patent_app_date] => 1997-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 34 [patent_no_of_words] => 18336 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 423 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/128/06128669.pdf [firstpage_image] =>[orig_patent_app_number] => 940367 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4426813 [patent_doc_number] => 06195686 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-27 [patent_title] => 'Messaging application having a plurality of interfacing capabilities' [patent_app_type] => 1 [patent_app_number] => 8/940138 [patent_app_country] => US [patent_app_date] => 1997-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 4494 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/195/06195686.pdf [firstpage_image] =>[orig_patent_app_number] => 940138 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4176160 [patent_doc_number] => 06157954 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-05 [patent_title] => 'Communication control device including business card database with associated business card agents for controlling communicated electronic mail between user and card provider' [patent_app_type] => 1 [patent_app_number] => 8/939828 [patent_app_country] => US [patent_app_date] => 1997-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 4528 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/157/06157954.pdf [firstpage_image] =>[orig_patent_app_number] => 939828 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4042076 [patent_doc_number] => 05931910 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-03 [patent_title] => 'System for node address initialization using pointers to designate the first address in selected sets of node addresses corresponding to selected inter-processor communications' [patent_app_type] => 1 [patent_app_number] => 8/934743 [patent_app_country] => US [patent_app_date] => 1997-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1791 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 239 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/931/05931910.pdf [firstpage_image] =>[orig_patent_app_number] => 934743 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4100098 [patent_doc_number] => 06055620 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-25 [patent_title] => 'Apparatus and method for system control using a self-timed asynchronous control structure' [patent_app_type] => 1 [patent_app_number] => 8/932956 [patent_app_country] => US [patent_app_date] => 1997-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 5975 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/055/06055620.pdf [firstpage_image] =>[orig_patent_app_number] => 932956 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4124243 [patent_doc_number] => 06101596 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-08 [patent_title] => 'Information processor for performing processing without register conflicts' [patent_app_type] => 1 [patent_app_number] => 8/894924 [patent_app_country] => US [patent_app_date] => 1997-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 22 [patent_no_of_words] => 10108 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/101/06101596.pdf [firstpage_image] =>[orig_patent_app_number] => 894924 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1438649 [patent_doc_number] => 06356968 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-12 [patent_title] => 'Apparatus and method for transparent USB-to-1394 bridging and video delivery between a host computer system and a remote peripheral device' [patent_app_type] => B1 [patent_app_number] => 08/922414 [patent_app_country] => US [patent_app_date] => 1997-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5441 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/356/06356968.pdf [firstpage_image] =>[orig_patent_app_number] => 08922414 [rel_patent_id] =>[rel_patent_doc_number] =>)