
Meiya Li
Examiner (ID: 5515, Phone: (571)270-1572 , Office: P/2811 )
| Most Active Art Unit | 2811 |
| Art Unit(s) | 2811 |
| Total Applications | 1088 |
| Issued Applications | 667 |
| Pending Applications | 110 |
| Abandoned Applications | 330 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19575411
[patent_doc_number] => 20240379703
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-14
[patent_title] => IMAGE SENSOR WITH SCATTERING STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/778992
[patent_app_country] => US
[patent_app_date] => 2024-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8135
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18778992
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/778992 | IMAGE SENSOR WITH SCATTERING STRUCTURE | Jul 20, 2024 | Pending |
Array
(
[id] => 19546697
[patent_doc_number] => 20240363733
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => PARASITIC CAPACITANCE REDUCTION
[patent_app_type] => utility
[patent_app_number] => 18/769781
[patent_app_country] => US
[patent_app_date] => 2024-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7862
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18769781
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/769781 | PARASITIC CAPACITANCE REDUCTION | Jul 10, 2024 | Pending |
Array
(
[id] => 19517934
[patent_doc_number] => 20240349620
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => MTJ PILLAR HAVING TEMPERATURE-INDEPENDENT DELTA
[patent_app_type] => utility
[patent_app_number] => 18/752170
[patent_app_country] => US
[patent_app_date] => 2024-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3928
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18752170
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/752170 | MTJ PILLAR HAVING TEMPERATURE-INDEPENDENT DELTA | Jun 23, 2024 | Pending |
Array
(
[id] => 20065733
[patent_doc_number] => 20250203955
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-19
[patent_title] => FIELD EFFECT TRANSISTOR HAVING REPLACEMENT SOURCE/DRAINS AND RELATED METHODS
[patent_app_type] => utility
[patent_app_number] => 18/733656
[patent_app_country] => US
[patent_app_date] => 2024-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7816
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18733656
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/733656 | FIELD EFFECT TRANSISTOR HAVING REPLACEMENT SOURCE/DRAINS AND RELATED METHODS | Jun 3, 2024 | Pending |
Array
(
[id] => 20397059
[patent_doc_number] => 20250372534
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-04
[patent_title] => SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/679311
[patent_app_country] => US
[patent_app_date] => 2024-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3449
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18679311
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/679311 | SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING SEMICONDUCTOR PACKAGE | May 29, 2024 | Pending |
Array
(
[id] => 19437882
[patent_doc_number] => 20240306380
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-12
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/663550
[patent_app_country] => US
[patent_app_date] => 2024-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14993
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18663550
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/663550 | SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME | May 13, 2024 | Pending |
Array
(
[id] => 20090950
[patent_doc_number] => 20250220886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-03
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/658245
[patent_app_country] => US
[patent_app_date] => 2024-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18658245
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/658245 | SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME | May 7, 2024 | Pending |
Array
(
[id] => 19546514
[patent_doc_number] => 20240363550
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => METHOD OF MANUFACTURING FAN-OUT PACKAGING DEVICE AND FAN-OUT PACKAGING DEVICE MANUFACTURED THEREBY
[patent_app_type] => utility
[patent_app_number] => 18/647074
[patent_app_country] => US
[patent_app_date] => 2024-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5760
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18647074
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/647074 | METHOD OF MANUFACTURING FAN-OUT PACKAGING DEVICE AND FAN-OUT PACKAGING DEVICE MANUFACTURED THEREBY | Apr 25, 2024 | Pending |
Array
(
[id] => 19364353
[patent_doc_number] => 20240266387
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => MICRO LIGHT EMITTING DISPLAY APPARATUS AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/639224
[patent_app_country] => US
[patent_app_date] => 2024-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10388
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18639224
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/639224 | MICRO LIGHT EMITTING DISPLAY APPARATUS AND METHOD OF MANUFACTURING THE SAME | Apr 17, 2024 | Pending |
Array
(
[id] => 19987023
[patent_doc_number] => 20250125245
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-17
[patent_title] => SEMICONDUCTOR PACKAGE AND WIRING SUBSTRATE USED FOR THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/628890
[patent_app_country] => US
[patent_app_date] => 2024-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6962
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18628890
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/628890 | SEMICONDUCTOR PACKAGE AND WIRING SUBSTRATE USED FOR THE SAME | Apr 7, 2024 | Pending |
Array
(
[id] => 19308963
[patent_doc_number] => 20240237546
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => CONFINED CELL STRUCTURES AND METHODS OF FORMING CONFINED CELL STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/615422
[patent_app_country] => US
[patent_app_date] => 2024-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4949
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18615422
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/615422 | CONFINED CELL STRUCTURES AND METHODS OF FORMING CONFINED CELL STRUCTURES | Mar 24, 2024 | Pending |
Array
(
[id] => 19305744
[patent_doc_number] => 20240234324
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => INDUCTORS WITH THROUGH-SUBSTRATE VIA CORES
[patent_app_type] => utility
[patent_app_number] => 18/616019
[patent_app_country] => US
[patent_app_date] => 2024-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7548
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18616019
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/616019 | INDUCTORS WITH THROUGH-SUBSTRATE VIA CORES | Mar 24, 2024 | Pending |
Array
(
[id] => 19271548
[patent_doc_number] => 20240215255
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => METHOD FOR FABRICATING MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/602041
[patent_app_country] => US
[patent_app_date] => 2024-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7460
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18602041
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/602041 | METHOD FOR FABRICATING MEMORY DEVICE | Mar 11, 2024 | Pending |
Array
(
[id] => 19454877
[patent_doc_number] => 20240315007
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/592970
[patent_app_country] => US
[patent_app_date] => 2024-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16775
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18592970
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/592970 | SEMICONDUCTOR DEVICE | Feb 29, 2024 | Pending |
Array
(
[id] => 19988619
[patent_doc_number] => 20250126841
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-17
[patent_title] => FORMING ISOLATION REGIONS WITH LOW PARASITIC CAPACITANCE AND REDUCED DAMAGE
[patent_app_type] => utility
[patent_app_number] => 18/591792
[patent_app_country] => US
[patent_app_date] => 2024-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5023
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18591792
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/591792 | FORMING ISOLATION REGIONS WITH LOW PARASITIC CAPACITANCE AND REDUCED DAMAGE | Feb 28, 2024 | Pending |
Array
(
[id] => 20153443
[patent_doc_number] => 20250253281
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-07
[patent_title] => Through-substrate laser soldering with embedded absorbing layer
[patent_app_type] => utility
[patent_app_number] => 18/432609
[patent_app_country] => US
[patent_app_date] => 2024-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18432609
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/432609 | Through-substrate laser soldering with embedded absorbing layer | Feb 4, 2024 | Pending |
Array
(
[id] => 19728612
[patent_doc_number] => 20250031363
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-23
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/413813
[patent_app_country] => US
[patent_app_date] => 2024-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20189
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18413813
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/413813 | SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME | Jan 15, 2024 | Pending |
Array
(
[id] => 19850848
[patent_doc_number] => 20250096199
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-20
[patent_title] => SEMICONDUCTOR PACKAGE STRUCTURES AND METHODS OF FORMING SAME
[patent_app_type] => utility
[patent_app_number] => 18/412779
[patent_app_country] => US
[patent_app_date] => 2024-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13766
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18412779
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/412779 | SEMICONDUCTOR PACKAGE STRUCTURES AND METHODS OF FORMING SAME | Jan 14, 2024 | Pending |
Array
(
[id] => 20063483
[patent_doc_number] => 20250201705
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-19
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/406251
[patent_app_country] => US
[patent_app_date] => 2024-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18406251
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/406251 | SEMICONDUCTOR STRUCTURE AND METHOD FOR FABRICATING THE SAME | Jan 7, 2024 | Pending |
Array
(
[id] => 19741377
[patent_doc_number] => 12218225
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2025-02-04
[patent_title] => Radical treatment in supercritical fluid for gate dielectric quality improvement to CFET structure
[patent_app_type] => utility
[patent_app_number] => 18/390272
[patent_app_country] => US
[patent_app_date] => 2023-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7563
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18390272
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/390272 | Radical treatment in supercritical fluid for gate dielectric quality improvement to CFET structure | Dec 19, 2023 | Issued |