
Meiya Li
Examiner (ID: 2397, Phone: (571)270-1572 , Office: P/2811 )
| Most Active Art Unit | 2811 |
| Art Unit(s) | 2811 |
| Total Applications | 1052 |
| Issued Applications | 658 |
| Pending Applications | 107 |
| Abandoned Applications | 324 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19741377
[patent_doc_number] => 12218225
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2025-02-04
[patent_title] => Radical treatment in supercritical fluid for gate dielectric quality improvement to CFET structure
[patent_app_type] => utility
[patent_app_number] => 18/390272
[patent_app_country] => US
[patent_app_date] => 2023-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7563
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18390272
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/390272 | Radical treatment in supercritical fluid for gate dielectric quality improvement to CFET structure | Dec 19, 2023 | Issued |
Array
(
[id] => 19995540
[patent_doc_number] => 20250133762
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-24
[patent_title] => SUBSTRATE BIASING FOR A TRANSISTOR STRUCTURE THAT USES A TWO-DIMENSIONAL ELECTRON GAS
[patent_app_type] => utility
[patent_app_number] => 18/493665
[patent_app_country] => US
[patent_app_date] => 2023-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4535
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18493665
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/493665 | SUBSTRATE BIASING FOR A TRANSISTOR STRUCTURE THAT USES A TWO-DIMENSIONAL ELECTRON GAS | Oct 23, 2023 | Pending |
Array
(
[id] => 19995540
[patent_doc_number] => 20250133762
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-24
[patent_title] => SUBSTRATE BIASING FOR A TRANSISTOR STRUCTURE THAT USES A TWO-DIMENSIONAL ELECTRON GAS
[patent_app_type] => utility
[patent_app_number] => 18/493665
[patent_app_country] => US
[patent_app_date] => 2023-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4535
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18493665
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/493665 | SUBSTRATE BIASING FOR A TRANSISTOR STRUCTURE THAT USES A TWO-DIMENSIONAL ELECTRON GAS | Oct 23, 2023 | Pending |
Array
(
[id] => 19237586
[patent_doc_number] => 20240194781
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-13
[patent_title] => SILICON CARBIDE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/492118
[patent_app_country] => US
[patent_app_date] => 2023-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10579
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18492118
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/492118 | SILICON CARBIDE SEMICONDUCTOR DEVICE | Oct 22, 2023 | Pending |
Array
(
[id] => 19237586
[patent_doc_number] => 20240194781
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-13
[patent_title] => SILICON CARBIDE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/492118
[patent_app_country] => US
[patent_app_date] => 2023-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10579
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18492118
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/492118 | SILICON CARBIDE SEMICONDUCTOR DEVICE | Oct 22, 2023 | Pending |
Array
(
[id] => 19321564
[patent_doc_number] => 20240243111
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-18
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/489493
[patent_app_country] => US
[patent_app_date] => 2023-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8421
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18489493
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/489493 | SEMICONDUCTOR PACKAGE | Oct 17, 2023 | Pending |
Array
(
[id] => 18927214
[patent_doc_number] => 20240030218
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-25
[patent_title] => LATERAL HIGH VOLTAGE SCR WITH INTEGRATED NEGATIVE STRIKE DIODE
[patent_app_type] => utility
[patent_app_number] => 18/374200
[patent_app_country] => US
[patent_app_date] => 2023-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7570
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18374200
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/374200 | LATERAL HIGH VOLTAGE SCR WITH INTEGRATED NEGATIVE STRIKE DIODE | Sep 27, 2023 | Pending |
Array
(
[id] => 18927214
[patent_doc_number] => 20240030218
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-25
[patent_title] => LATERAL HIGH VOLTAGE SCR WITH INTEGRATED NEGATIVE STRIKE DIODE
[patent_app_type] => utility
[patent_app_number] => 18/374200
[patent_app_country] => US
[patent_app_date] => 2023-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7570
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18374200
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/374200 | LATERAL HIGH VOLTAGE SCR WITH INTEGRATED NEGATIVE STRIKE DIODE | Sep 27, 2023 | Pending |
Array
(
[id] => 18849023
[patent_doc_number] => 20230411427
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => ELIMINATING INTERCONNECT STRAINS IN MICROCIRCUITS
[patent_app_type] => utility
[patent_app_number] => 18/458723
[patent_app_country] => US
[patent_app_date] => 2023-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3086
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18458723
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/458723 | ELIMINATING INTERCONNECT STRAINS IN MICROCIRCUITS | Aug 29, 2023 | Pending |
Array
(
[id] => 18849023
[patent_doc_number] => 20230411427
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => ELIMINATING INTERCONNECT STRAINS IN MICROCIRCUITS
[patent_app_type] => utility
[patent_app_number] => 18/458723
[patent_app_country] => US
[patent_app_date] => 2023-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3086
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18458723
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/458723 | ELIMINATING INTERCONNECT STRAINS IN MICROCIRCUITS | Aug 29, 2023 | Pending |
Array
(
[id] => 18849023
[patent_doc_number] => 20230411427
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => ELIMINATING INTERCONNECT STRAINS IN MICROCIRCUITS
[patent_app_type] => utility
[patent_app_number] => 18/458723
[patent_app_country] => US
[patent_app_date] => 2023-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3086
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18458723
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/458723 | ELIMINATING INTERCONNECT STRAINS IN MICROCIRCUITS | Aug 29, 2023 | Pending |
Array
(
[id] => 19285897
[patent_doc_number] => 20240222374
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/457313
[patent_app_country] => US
[patent_app_date] => 2023-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12390
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18457313
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/457313 | SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME | Aug 27, 2023 | Pending |
Array
(
[id] => 19285897
[patent_doc_number] => 20240222374
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/457313
[patent_app_country] => US
[patent_app_date] => 2023-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12390
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18457313
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/457313 | SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME | Aug 27, 2023 | Pending |
Array
(
[id] => 19532002
[patent_doc_number] => 20240355904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/234502
[patent_app_country] => US
[patent_app_date] => 2023-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10421
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18234502
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/234502 | SEMICONDUCTOR DEVICE STRUCTURE AND METHODS OF FORMING THE SAME | Aug 15, 2023 | Pending |
Array
(
[id] => 19532002
[patent_doc_number] => 20240355904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/234502
[patent_app_country] => US
[patent_app_date] => 2023-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10421
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18234502
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/234502 | SEMICONDUCTOR DEVICE STRUCTURE AND METHODS OF FORMING THE SAME | Aug 15, 2023 | Pending |
Array
(
[id] => 19007429
[patent_doc_number] => 20240071500
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => MEMORY ARRAY STRUCTURES AND METHODS OF THEIR FABRICATION
[patent_app_type] => utility
[patent_app_number] => 18/234046
[patent_app_country] => US
[patent_app_date] => 2023-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8808
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18234046
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/234046 | MEMORY ARRAY STRUCTURES AND METHODS OF THEIR FABRICATION | Aug 14, 2023 | Pending |
Array
(
[id] => 18814979
[patent_doc_number] => 20230389317
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => THREE-DIMENSIONAL MEMORY DEVICE INCLUDING A METAL OXIDE ETCH STOP LAYER AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/233697
[patent_app_country] => US
[patent_app_date] => 2023-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25305
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18233697
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/233697 | THREE-DIMENSIONAL MEMORY DEVICE INCLUDING A METAL OXIDE ETCH STOP LAYER AND METHODS FOR FORMING THE SAME | Aug 13, 2023 | Pending |
Array
(
[id] => 18812687
[patent_doc_number] => 20230387024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/446753
[patent_app_country] => US
[patent_app_date] => 2023-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5574
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18446753
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/446753 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | Aug 8, 2023 | Pending |
Array
(
[id] => 18789536
[patent_doc_number] => 20230378218
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => METHODS FOR FORMING IMAGE SENSORS
[patent_app_type] => utility
[patent_app_number] => 18/366845
[patent_app_country] => US
[patent_app_date] => 2023-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19684
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18366845
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/366845 | METHODS FOR FORMING IMAGE SENSORS | Aug 7, 2023 | Pending |
Array
(
[id] => 18789536
[patent_doc_number] => 20230378218
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => METHODS FOR FORMING IMAGE SENSORS
[patent_app_type] => utility
[patent_app_number] => 18/366845
[patent_app_country] => US
[patent_app_date] => 2023-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19684
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18366845
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/366845 | METHODS FOR FORMING IMAGE SENSORS | Aug 7, 2023 | Pending |