
Meiya Li
Examiner (ID: 7673, Phone: (571)270-1572 , Office: P/2811 )
| Most Active Art Unit | 2811 |
| Art Unit(s) | 2811 |
| Total Applications | 1062 |
| Issued Applications | 659 |
| Pending Applications | 103 |
| Abandoned Applications | 326 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15598273
[patent_doc_number] => 20200075671
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => MAGNETIC MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/678316
[patent_app_country] => US
[patent_app_date] => 2019-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4268
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16678316
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/678316 | MAGNETIC MEMORY DEVICE | Nov 7, 2019 | Abandoned |
Array
(
[id] => 15841371
[patent_doc_number] => 20200135968
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-30
[patent_title] => LIGHT EMITTING BIPOLAR TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 16/668954
[patent_app_country] => US
[patent_app_date] => 2019-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6700
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16668954
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/668954 | LIGHT EMITTING BIPOLAR TRANSISTOR | Oct 29, 2019 | Abandoned |
Array
(
[id] => 17545313
[patent_doc_number] => 11310457
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-19
[patent_title] => Display device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/663403
[patent_app_country] => US
[patent_app_date] => 2019-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 64
[patent_no_of_words] => 21993
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16663403
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/663403 | Display device and method for manufacturing the same | Oct 24, 2019 | Issued |
Array
(
[id] => 15564939
[patent_doc_number] => 20200066881
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-27
[patent_title] => METHOD AND STRUCTURE FOR FORMING A VERTICAL FIELD-EFFECT TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 16/664060
[patent_app_country] => US
[patent_app_date] => 2019-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7995
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16664060
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/664060 | Method and structure for forming a vertical field-effect transistor | Oct 24, 2019 | Issued |
Array
(
[id] => 17652900
[patent_doc_number] => 11355642
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-07
[patent_title] => Method for manufacturing semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 16/657035
[patent_app_country] => US
[patent_app_date] => 2019-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 23
[patent_no_of_words] => 3764
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16657035
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/657035 | Method for manufacturing semiconductor structure | Oct 17, 2019 | Issued |
Array
(
[id] => 15503849
[patent_doc_number] => 20200052113
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => Methods of Forming Integrated Circuitry
[patent_app_type] => utility
[patent_app_number] => 16/596423
[patent_app_country] => US
[patent_app_date] => 2019-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6491
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 250
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16596423
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/596423 | Methods of forming integrated circuitry | Oct 7, 2019 | Issued |
Array
(
[id] => 17941662
[patent_doc_number] => 11476121
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-18
[patent_title] => Method of forming multi-threshold voltage devices and devices so formed
[patent_app_type] => utility
[patent_app_number] => 16/551028
[patent_app_country] => US
[patent_app_date] => 2019-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 5471
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16551028
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/551028 | Method of forming multi-threshold voltage devices and devices so formed | Aug 25, 2019 | Issued |
Array
(
[id] => 15503407
[patent_doc_number] => 20200051892
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => POWER SEMICONDUCTOR MODULE AND VEHICLE
[patent_app_type] => utility
[patent_app_number] => 16/525581
[patent_app_country] => US
[patent_app_date] => 2019-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8394
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 12
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16525581
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/525581 | Power semiconductor module and vehicle | Jul 29, 2019 | Issued |
Array
(
[id] => 16301266
[patent_doc_number] => 20200286989
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/448166
[patent_app_country] => US
[patent_app_date] => 2019-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3165
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16448166
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/448166 | Semiconductor device | Jun 20, 2019 | Issued |
Array
(
[id] => 16521619
[patent_doc_number] => 10872844
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-22
[patent_title] => Semiconductor device with sealed semiconductor chip
[patent_app_type] => utility
[patent_app_number] => 16/438826
[patent_app_country] => US
[patent_app_date] => 2019-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 23
[patent_no_of_words] => 10131
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 287
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16438826
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/438826 | Semiconductor device with sealed semiconductor chip | Jun 11, 2019 | Issued |
Array
(
[id] => 19139452
[patent_doc_number] => 11974444
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-30
[patent_title] => Solid-state image sensor, solid-state imaging device, electronic apparatus, and method of manufacturing solid-state image sensor
[patent_app_type] => utility
[patent_app_number] => 16/973272
[patent_app_country] => US
[patent_app_date] => 2019-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 45
[patent_no_of_words] => 24712
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16973272
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/973272 | Solid-state image sensor, solid-state imaging device, electronic apparatus, and method of manufacturing solid-state image sensor | Jun 10, 2019 | Issued |
Array
(
[id] => 14904501
[patent_doc_number] => 20190296016
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-26
[patent_title] => Gated Bipolar Junction Transistors, Memory Arrays, and Methods of Forming Gated Bipolar Junction Transistors
[patent_app_type] => utility
[patent_app_number] => 16/436689
[patent_app_country] => US
[patent_app_date] => 2019-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8426
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16436689
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/436689 | Gated bipolar junction transistors, memory arrays, and methods of forming gated bipolar junction transistors | Jun 9, 2019 | Issued |
Array
(
[id] => 17410282
[patent_doc_number] => 11251180
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Transistor and method for forming the same
[patent_app_type] => utility
[patent_app_number] => 16/430941
[patent_app_country] => US
[patent_app_date] => 2019-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3183
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16430941
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/430941 | Transistor and method for forming the same | Jun 3, 2019 | Issued |
Array
(
[id] => 16502725
[patent_doc_number] => 10868126
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-15
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/429217
[patent_app_country] => US
[patent_app_date] => 2019-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 22
[patent_no_of_words] => 13709
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16429217
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/429217 | Semiconductor device | Jun 2, 2019 | Issued |
Array
(
[id] => 14843215
[patent_doc_number] => 20190280008
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-12
[patent_title] => MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/423680
[patent_app_country] => US
[patent_app_date] => 2019-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13562
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16423680
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/423680 | MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME | May 27, 2019 | Abandoned |
Array
(
[id] => 19525675
[patent_doc_number] => 12127433
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-22
[patent_title] => Display device and driving method thereof
[patent_app_type] => utility
[patent_app_number] => 17/266496
[patent_app_country] => US
[patent_app_date] => 2019-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 14603
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17266496
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/266496 | Display device and driving method thereof | May 21, 2019 | Issued |
Array
(
[id] => 15218505
[patent_doc_number] => 20190371939
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-05
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/416420
[patent_app_country] => US
[patent_app_date] => 2019-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5895
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16416420
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/416420 | Semiconductor device and method for manufacturing the same | May 19, 2019 | Issued |
Array
(
[id] => 16440582
[patent_doc_number] => 20200357909
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-12
[patent_title] => III-V SEMICONDUCTOR DEVICE WITH INTEGRATED POWER TRANSISTOR AND START-UP CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/405537
[patent_app_country] => US
[patent_app_date] => 2019-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11102
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16405537
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/405537 | III-V semiconductor device with integrated power transistor and start-up circuit | May 6, 2019 | Issued |
Array
(
[id] => 16440565
[patent_doc_number] => 20200357892
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-12
[patent_title] => FIELD-EFFECT TRANSISTORS WITH VERTICALLY-SERPENTINE GATES
[patent_app_type] => utility
[patent_app_number] => 16/405469
[patent_app_country] => US
[patent_app_date] => 2019-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3925
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16405469
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/405469 | Field-effect transistors with vertically-serpentine gates | May 6, 2019 | Issued |
Array
(
[id] => 15776327
[patent_doc_number] => 20200119181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/393234
[patent_app_country] => US
[patent_app_date] => 2019-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7072
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16393234
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/393234 | Semiconductor devices | Apr 23, 2019 | Issued |