
Melanie Sue Pellegrini
Examiner (ID: 13920, Phone: (571)272-6028 , Office: P/2911 )
| Most Active Art Unit | 2911 |
| Art Unit(s) | 2914, 2916, 2911 |
| Total Applications | 3599 |
| Issued Applications | 3477 |
| Pending Applications | 11 |
| Abandoned Applications | 120 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18136243
[patent_doc_number] => 11561922
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-24
[patent_title] => Communication apparatus, communication method, program, and communication system
[patent_app_type] => utility
[patent_app_number] => 16/635050
[patent_app_country] => US
[patent_app_date] => 2018-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 31
[patent_no_of_words] => 29591
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16635050
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/635050 | Communication apparatus, communication method, program, and communication system | Jul 19, 2018 | Issued |
Array
(
[id] => 15367275
[patent_doc_number] => 20200019402
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => VARYING MICRO-OPERATION COMPOSITION BASED ON ESTIMATED VALUE OF PREDICATE VALUE FOR PREDICATED VECTOR INSTRUCTION
[patent_app_type] => utility
[patent_app_number] => 16/030963
[patent_app_country] => US
[patent_app_date] => 2018-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7442
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16030963
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/030963 | Varying micro-operation composition based on estimated value of predicate value for predicated vector instruction | Jul 9, 2018 | Issued |
Array
(
[id] => 15328417
[patent_doc_number] => 20200004538
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => APPARATUSES, METHODS, AND SYSTEMS FOR CONDITIONAL OPERATIONS IN A CONFIGURABLE SPATIAL ACCELERATOR
[patent_app_type] => utility
[patent_app_number] => 16/024849
[patent_app_country] => US
[patent_app_date] => 2018-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 92449
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 285
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16024849
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/024849 | Apparatuses, methods, and systems for conditional operations in a configurable spatial accelerator | Jun 29, 2018 | Issued |
Array
(
[id] => 18218180
[patent_doc_number] => 11593117
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-28
[patent_title] => Combining load or store instructions
[patent_app_type] => utility
[patent_app_number] => 16/024725
[patent_app_country] => US
[patent_app_date] => 2018-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10114
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16024725
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/024725 | Combining load or store instructions | Jun 28, 2018 | Issued |
Array
(
[id] => 16217167
[patent_doc_number] => 10732979
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-04
[patent_title] => Selectively performing ahead branch prediction based on types of branch instructions
[patent_app_type] => utility
[patent_app_number] => 16/011010
[patent_app_country] => US
[patent_app_date] => 2018-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8328
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16011010
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/011010 | Selectively performing ahead branch prediction based on types of branch instructions | Jun 17, 2018 | Issued |
Array
(
[id] => 16307330
[patent_doc_number] => 10776122
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-15
[patent_title] => Prioritization protocols of conditional branch instructions
[patent_app_type] => utility
[patent_app_number] => 16/008583
[patent_app_country] => US
[patent_app_date] => 2018-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6709
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16008583
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/008583 | Prioritization protocols of conditional branch instructions | Jun 13, 2018 | Issued |
Array
(
[id] => 14657469
[patent_doc_number] => 20190235863
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-01
[patent_title] => SORT INSTRUCTIONS FOR RECONFIGURABLE COMPUTING CORES
[patent_app_type] => utility
[patent_app_number] => 16/004335
[patent_app_country] => US
[patent_app_date] => 2018-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7339
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16004335
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/004335 | SORT INSTRUCTIONS FOR RECONFIGURABLE COMPUTING CORES | Jun 7, 2018 | Abandoned |
Array
(
[id] => 15257687
[patent_doc_number] => 20190377577
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-12
[patent_title] => DYNAMIC ADJUSTMENT OF ISSUE-TO-ISSUE DELAY BETWEEN DEPENDENT INSTRUCTIONS
[patent_app_type] => utility
[patent_app_number] => 16/001180
[patent_app_country] => US
[patent_app_date] => 2018-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8367
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16001180
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/001180 | DYNAMIC ADJUSTMENT OF ISSUE-TO-ISSUE DELAY BETWEEN DEPENDENT INSTRUCTIONS | Jun 5, 2018 | Abandoned |
Array
(
[id] => 15214609
[patent_doc_number] => 20190369991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-05
[patent_title] => SCHEDULER QUEUE ASSIGNMENT
[patent_app_type] => utility
[patent_app_number] => 15/991088
[patent_app_country] => US
[patent_app_date] => 2018-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6039
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15991088
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/991088 | Scheduler queue assignment | May 28, 2018 | Issued |
Array
(
[id] => 13569225
[patent_doc_number] => 20180336160
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-22
[patent_title] => CIRCUIT DEVICE, ELECTRONIC DEVICE, CABLE HARNESS, AND DATA TRANSFER METHOD
[patent_app_type] => utility
[patent_app_number] => 15/982595
[patent_app_country] => US
[patent_app_date] => 2018-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11298
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15982595
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/982595 | Circuit device, electronic device, cable harness, and data transfer method | May 16, 2018 | Issued |
Array
(
[id] => 15152061
[patent_doc_number] => 20190354508
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-21
[patent_title] => SYSTEM AND METHOD OF LOADING AND REPLICATION OF SUB-VECTOR VALUES
[patent_app_type] => utility
[patent_app_number] => 15/981203
[patent_app_country] => US
[patent_app_date] => 2018-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7218
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 30
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15981203
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/981203 | System and method of loading and replication of sub-vector values | May 15, 2018 | Issued |
Array
(
[id] => 14689349
[patent_doc_number] => 20190243790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-08
[patent_title] => DIRECT MEMORY ACCESS ENGINE AND METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/979466
[patent_app_country] => US
[patent_app_date] => 2018-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5641
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15979466
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/979466 | DIRECT MEMORY ACCESS ENGINE AND METHOD THEREOF | May 14, 2018 | Abandoned |
Array
(
[id] => 15387083
[patent_doc_number] => 10534729
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-01-14
[patent_title] => Method and apparatus for inter-die data transfer
[patent_app_type] => utility
[patent_app_number] => 15/979044
[patent_app_country] => US
[patent_app_date] => 2018-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 9260
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15979044
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/979044 | Method and apparatus for inter-die data transfer | May 13, 2018 | Issued |
Array
(
[id] => 15121197
[patent_doc_number] => 20190347232
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-14
[patent_title] => METHOD AND SYSTEM FOR CONFIGURING FILTER OBJECTS FOR A CONTROLLER AREA NETWORK CONTROLLER
[patent_app_type] => utility
[patent_app_number] => 15/978709
[patent_app_country] => US
[patent_app_date] => 2018-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4232
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15978709
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/978709 | Method and system for configuring filter objects for a controller area network controller | May 13, 2018 | Issued |
Array
(
[id] => 14135881
[patent_doc_number] => 20190102330
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-04
[patent_title] => COMMUNICATING DATA WITH STACKED MEMORY DIES
[patent_app_type] => utility
[patent_app_number] => 15/977818
[patent_app_country] => US
[patent_app_date] => 2018-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 39118
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15977818
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/977818 | Communicating data with stacked memory dies | May 10, 2018 | Issued |
Array
(
[id] => 15545257
[patent_doc_number] => 10572409
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-02-25
[patent_title] => Sparse matrix processing circuitry
[patent_app_type] => utility
[patent_app_number] => 15/976722
[patent_app_country] => US
[patent_app_date] => 2018-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 17
[patent_no_of_words] => 6296
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15976722
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/976722 | Sparse matrix processing circuitry | May 9, 2018 | Issued |
Array
(
[id] => 15121171
[patent_doc_number] => 20190347219
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-14
[patent_title] => MEMORY DEVICES HAVING A REDUCED GLOBAL DATA PATH FOOTPRINT AND ASSOCIATED SYSTEMS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 15/975556
[patent_app_country] => US
[patent_app_date] => 2018-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6031
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15975556
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/975556 | MEMORY DEVICES HAVING A REDUCED GLOBAL DATA PATH FOOTPRINT AND ASSOCIATED SYSTEMS AND METHODS | May 8, 2018 | Abandoned |
Array
(
[id] => 15121193
[patent_doc_number] => 20190347230
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-14
[patent_title] => AUTOMATED CONFIGURING OF COMPUTER SYSTEM SETTINGS FOR PERIPHERAL DEVICE(S)
[patent_app_type] => utility
[patent_app_number] => 15/973728
[patent_app_country] => US
[patent_app_date] => 2018-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9351
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15973728
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/973728 | Automated configuring of computer system settings for peripheral device(s) | May 7, 2018 | Issued |
Array
(
[id] => 14411517
[patent_doc_number] => 20190171602
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-06
[patent_title] => SYSTEMS AND METHODS FOR SUPPORTING INTER-CHASSIS MANAGEABILITY OF NVME OVER FABRICS BASED SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 15/969642
[patent_app_country] => US
[patent_app_date] => 2018-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5955
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15969642
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/969642 | SYSTEMS AND METHODS FOR SUPPORTING INTER-CHASSIS MANAGEABILITY OF NVME OVER FABRICS BASED SYSTEMS | May 1, 2018 | Abandoned |
Array
(
[id] => 14689361
[patent_doc_number] => 20190243796
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-08
[patent_title] => DATA STORAGE MODULE AND MODULAR STORAGE SYSTEM INCLUDING ONE OR MORE DATA STORAGE MODULES
[patent_app_type] => utility
[patent_app_number] => 15/961583
[patent_app_country] => US
[patent_app_date] => 2018-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4460
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15961583
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/961583 | DATA STORAGE MODULE AND MODULAR STORAGE SYSTEM INCLUDING ONE OR MORE DATA STORAGE MODULES | Apr 23, 2018 | Abandoned |