Melanie Sue Pellegrini

Array ( [id] => 16045481 [patent_doc_number] => 10684611 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-06-16 [patent_title] => Industrial control module providing universal I/O [patent_app_type] => utility [patent_app_number] => 15/959985 [patent_app_country] => US [patent_app_date] => 2018-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4637 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15959985 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17031436 [patent_doc_number] => 11093247 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2021-08-17 [patent_title] => Systems and methods to load a tile register pair [patent_app_type] => utility [patent_app_number] => 15/858932 [patent_app_country] => US [patent_app_date] => 2017-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 46 [patent_no_of_words] => 25545 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15858932 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16185987 [patent_doc_number] => 10719319 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-07-21 [patent_title] => Fine grained control flow enforcement to mitigate malicious call/jump oriented programming [patent_app_type] => utility [patent_app_number] => 15/858479 [patent_app_country] => US [patent_app_date] => 2017-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 20 [patent_no_of_words] => 15139 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15858479 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 14506369 [patent_doc_number] => 20190196839 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-06-27 [patent_title] => SYSTEM AND METHOD FOR INCREASING ADDRESS GENERATION OPERATIONS PER CYCLE [patent_app_type] => utility [patent_app_number] => 15/853169 [patent_app_country] => US [patent_app_date] => 2017-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5510 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15853169 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 14614719 [patent_doc_number] => 10360060 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2019-07-23 [patent_title] => Virtual machine monitor to I/O stack conduit in virtual real memory [patent_app_type] => utility [patent_app_number] => 15/842924 [patent_app_country] => US [patent_app_date] => 2017-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4104 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15842924 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13906627 [patent_doc_number] => 20190042518 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-02-07 [patent_title] => PLATFORM INTERFACE LAYER AND PROTOCOL FOR ACCELERATORS [patent_app_type] => utility [patent_app_number] => 15/836856 [patent_app_country] => US [patent_app_date] => 2017-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 24529 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -22 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15836856 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 14856877 [patent_doc_number] => 10417166 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2019-09-17 [patent_title] => Implementing sideband control structure for PCIE cable cards and IO expansion enclosures [patent_app_type] => utility [patent_app_number] => 15/822124 [patent_app_country] => US [patent_app_date] => 2017-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6441 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 308 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15822124 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 14856879 [patent_doc_number] => 10417167 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2019-09-17 [patent_title] => Implementing sideband control structure for PCIE cable cards and IO expansion enclosures [patent_app_type] => utility [patent_app_number] => 15/822128 [patent_app_country] => US [patent_app_date] => 2017-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6454 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 310 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15822128 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 14798677 [patent_doc_number] => 10402343 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2019-09-03 [patent_title] => Event specific page faults for interrupt handling [patent_app_type] => utility [patent_app_number] => 15/818123 [patent_app_country] => US [patent_app_date] => 2017-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 10344 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15818123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13497231 [patent_doc_number] => 20180300158 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-10-18 [patent_title] => MANAGEMENT OF STORE QUEUE BASED ON RESTORATION OPERATION [patent_app_type] => utility [patent_app_number] => 15/810618 [patent_app_country] => US [patent_app_date] => 2017-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 30150 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -9 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15810618 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12234887 [patent_doc_number] => 20180067750 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-03-08 [patent_title] => 'Method and Device (Universal Multifunction Accelerator) for Accelerating Computations by Parallel Computations of Middle Stratum Operations' [patent_app_type] => utility [patent_app_number] => 15/806598 [patent_app_country] => US [patent_app_date] => 2017-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5498 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15806598 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15284521 [patent_doc_number] => 10514924 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2019-12-24 [patent_title] => Apparatus and method for performing dual signed and unsigned multiplication of packed data elements [patent_app_type] => utility [patent_app_number] => 15/721261 [patent_app_country] => US [patent_app_date] => 2017-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 28 [patent_no_of_words] => 16211 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15721261 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17892290 [patent_doc_number] => 11455261 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2022-09-27 [patent_title] => First boot with one memory channel [patent_app_type] => utility [patent_app_number] => 16/643353 [patent_app_country] => US [patent_app_date] => 2017-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 7600 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16643353 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16129855 [patent_doc_number] => 10698687 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2020-06-30 [patent_title] => Pipelined resource allocation using size aligned allocation [patent_app_type] => utility [patent_app_number] => 15/695263 [patent_app_country] => US [patent_app_date] => 2017-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 9715 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695263 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16278715 [patent_doc_number] => 10761744 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-09-01 [patent_title] => Synchronously performing commit records operations [patent_app_type] => utility [patent_app_number] => 15/696052 [patent_app_country] => US [patent_app_date] => 2017-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 9282 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 345 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15696052 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17802120 [patent_doc_number] => 11416421 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2022-08-16 [patent_title] => Context-based protection system [patent_app_type] => utility [patent_app_number] => 15/653203 [patent_app_country] => US [patent_app_date] => 2017-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7315 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15653203 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12121110 [patent_doc_number] => 20180004696 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-01-04 [patent_title] => 'METHOD FOR DETERMING ROLE OF ELECTRONIC DEVICE AND ELECTRONIC DEVICE THEREOF' [patent_app_type] => utility [patent_app_number] => 15/599598 [patent_app_country] => US [patent_app_date] => 2017-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 15561 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15599598 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13568817 [patent_doc_number] => 20180335956 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-11-22 [patent_title] => SYSTEMS AND METHODS FOR REDUCING DATA COPIES ASSOCIATED WITH INPUT/OUTPUT COMMUNICATIONS IN A VIRTUALIZED STORAGE ENVIRONMENT [patent_app_type] => utility [patent_app_number] => 15/597863 [patent_app_country] => US [patent_app_date] => 2017-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10450 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -15 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15597863 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13569221 [patent_doc_number] => 20180336158 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-11-22 [patent_title] => SYSTEMS AND METHODS FOR DATA TRANSFER WITH COHERENT AND NON-COHERENT BUS TOPOLOGIES AND ATTACHED EXTERNAL MEMORY [patent_app_type] => utility [patent_app_number] => 15/596984 [patent_app_country] => US [patent_app_date] => 2017-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10180 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15596984 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13568847 [patent_doc_number] => 20180335971 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-11-22 [patent_title] => CONFIGURABLE VIRTUALIZED NON-VOLATILE MEMORY EXPRESS STORAGE [patent_app_type] => utility [patent_app_number] => 15/596206 [patent_app_country] => US [patent_app_date] => 2017-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6177 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15596206 [rel_patent_id] =>[rel_patent_doc_number] =>)