
Metasebia T. Retebo
Examiner (ID: 21, Phone: (571)272-9299 , Office: P/2842 )
| Most Active Art Unit | 2842 |
| Art Unit(s) | 2842 |
| Total Applications | 728 |
| Issued Applications | 609 |
| Pending Applications | 80 |
| Abandoned Applications | 66 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17439640
[patent_doc_number] => 11264985
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-03-01
[patent_title] => Bipolar pulsed-voltage gate driver
[patent_app_type] => utility
[patent_app_number] => 17/192177
[patent_app_country] => US
[patent_app_date] => 2021-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4231
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17192177
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/192177 | Bipolar pulsed-voltage gate driver | Mar 3, 2021 | Issued |
Array
(
[id] => 18775222
[patent_doc_number] => 20230370055
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => CURRENT CONTROL DEVICE, SWITCH CONTROL DEVICE, CURRENT CONTROL METHOD, AND COMPUTER PROGRAM
[patent_app_type] => utility
[patent_app_number] => 17/906824
[patent_app_country] => US
[patent_app_date] => 2021-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12632
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17906824
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/906824 | Current control device, switch control device, current control method, and computer program | Mar 3, 2021 | Issued |
Array
(
[id] => 16889687
[patent_doc_number] => 20210175884
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-10
[patent_title] => DRIVE CIRCUIT FOR SWITCH
[patent_app_type] => utility
[patent_app_number] => 17/181339
[patent_app_country] => US
[patent_app_date] => 2021-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7017
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17181339
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/181339 | Drive circuit for switch | Feb 21, 2021 | Issued |
Array
(
[id] => 17591360
[patent_doc_number] => 11329646
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-10
[patent_title] => Switch device having a pulldown transistor and a voltage clamp
[patent_app_type] => utility
[patent_app_number] => 17/173348
[patent_app_country] => US
[patent_app_date] => 2021-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 13275
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17173348
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/173348 | Switch device having a pulldown transistor and a voltage clamp | Feb 10, 2021 | Issued |
Array
(
[id] => 17374570
[patent_doc_number] => 20220029622
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => DECOUPLING SYSTEM, METHOD OF OPERATING SAME, AND METHOD OF FABRICATING SAME
[patent_app_type] => utility
[patent_app_number] => 17/167690
[patent_app_country] => US
[patent_app_date] => 2021-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15796
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17167690
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/167690 | Decoupling system, method of operating same, and method of fabricating same | Feb 3, 2021 | Issued |
Array
(
[id] => 17781052
[patent_doc_number] => 20220247402
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-04
[patent_title] => TERMINATION CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/163559
[patent_app_country] => US
[patent_app_date] => 2021-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4291
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17163559
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/163559 | Termination circuit | Jan 31, 2021 | Issued |
Array
(
[id] => 17780230
[patent_doc_number] => 20220246580
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-04
[patent_title] => PACKAGE COMPRISING AN INTEGRATED DEVICE CONFIGURED FOR SHAREABLE POWER RESOURCE
[patent_app_type] => utility
[patent_app_number] => 17/162621
[patent_app_country] => US
[patent_app_date] => 2021-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10997
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -31
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17162621
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/162621 | Package comprising an integrated device configured for shareable power resource | Jan 28, 2021 | Issued |
Array
(
[id] => 17653332
[patent_doc_number] => 11356079
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-07
[patent_title] => Tunable reactance circuits for wireless power systems
[patent_app_type] => utility
[patent_app_number] => 17/155855
[patent_app_country] => US
[patent_app_date] => 2021-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 34
[patent_no_of_words] => 10880
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17155855
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/155855 | Tunable reactance circuits for wireless power systems | Jan 21, 2021 | Issued |
Array
(
[id] => 18457255
[patent_doc_number] => 20230198537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-22
[patent_title] => FOLLOW-HOLD SWITCH CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/921990
[patent_app_country] => US
[patent_app_date] => 2021-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4255
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17921990
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/921990 | Follow-hold switch circuit | Jan 18, 2021 | Issued |
Array
(
[id] => 17254695
[patent_doc_number] => 11190203
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-30
[patent_title] => ADC reconfiguration for different data rates
[patent_app_type] => utility
[patent_app_number] => 17/150644
[patent_app_country] => US
[patent_app_date] => 2021-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6970
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17150644
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/150644 | ADC reconfiguration for different data rates | Jan 14, 2021 | Issued |
Array
(
[id] => 17211257
[patent_doc_number] => 11171646
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-11-09
[patent_title] => Turn-off detection circuits for anti-series switches
[patent_app_type] => utility
[patent_app_number] => 17/149506
[patent_app_country] => US
[patent_app_date] => 2021-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5006
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17149506
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/149506 | Turn-off detection circuits for anti-series switches | Jan 13, 2021 | Issued |
Array
(
[id] => 16982384
[patent_doc_number] => 20210226621
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-22
[patent_title] => WAVEFORM CONVERSION CIRCUIT FOR GATE-DRIVING CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/148012
[patent_app_country] => US
[patent_app_date] => 2021-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10576
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17148012
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/148012 | Waveform conversion circuit for gate-driving circuit | Jan 12, 2021 | Issued |
Array
(
[id] => 17803884
[patent_doc_number] => 11418201
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-16
[patent_title] => Phase-locked loop (PLL) with direct feedforward circuit
[patent_app_type] => utility
[patent_app_number] => 17/146510
[patent_app_country] => US
[patent_app_date] => 2021-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4690
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17146510
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/146510 | Phase-locked loop (PLL) with direct feedforward circuit | Jan 11, 2021 | Issued |
Array
(
[id] => 18432160
[patent_doc_number] => 11677396
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-13
[patent_title] => Hybrid power stage and gate driver circuit
[patent_app_type] => utility
[patent_app_number] => 17/123316
[patent_app_country] => US
[patent_app_date] => 2020-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 2327
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 262
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17123316
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/123316 | Hybrid power stage and gate driver circuit | Dec 15, 2020 | Issued |
Array
(
[id] => 17381799
[patent_doc_number] => 11239834
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-01
[patent_title] => Clockless delay adaptation loop for random data
[patent_app_type] => utility
[patent_app_number] => 17/119050
[patent_app_country] => US
[patent_app_date] => 2020-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 6069
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17119050
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/119050 | Clockless delay adaptation loop for random data | Dec 10, 2020 | Issued |
Array
(
[id] => 17153168
[patent_doc_number] => 11146267
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-10-12
[patent_title] => Charge recovery driver for MEMS mirror with reduced number of tank capacitors
[patent_app_type] => utility
[patent_app_number] => 17/106574
[patent_app_country] => US
[patent_app_date] => 2020-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 30
[patent_no_of_words] => 20592
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 268
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17106574
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/106574 | Charge recovery driver for MEMS mirror with reduced number of tank capacitors | Nov 29, 2020 | Issued |
Array
(
[id] => 17122648
[patent_doc_number] => 11133797
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-09-28
[patent_title] => Bootstrap circuit for gate driver
[patent_app_type] => utility
[patent_app_number] => 17/103853
[patent_app_country] => US
[patent_app_date] => 2020-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4795
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17103853
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/103853 | Bootstrap circuit for gate driver | Nov 23, 2020 | Issued |
Array
(
[id] => 17327124
[patent_doc_number] => 11218155
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-04
[patent_title] => Apparatus and methods for digital fractional phase locked loop with a current mode low pass filter
[patent_app_type] => utility
[patent_app_number] => 17/101665
[patent_app_country] => US
[patent_app_date] => 2020-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6134
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17101665
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/101665 | Apparatus and methods for digital fractional phase locked loop with a current mode low pass filter | Nov 22, 2020 | Issued |
Array
(
[id] => 18062591
[patent_doc_number] => 20220393678
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-08
[patent_title] => DRIVING CIRCUIT FOR DRIVING CHIP
[patent_app_type] => utility
[patent_app_number] => 17/775223
[patent_app_country] => US
[patent_app_date] => 2020-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5659
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 409
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17775223
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/775223 | Driving circuit for driving chip | Nov 11, 2020 | Issued |
Array
(
[id] => 16661356
[patent_doc_number] => 20210057993
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-25
[patent_title] => STAGE PROTECTION IN MULTI-STAGE CHARGE PUMPS
[patent_app_type] => utility
[patent_app_number] => 17/093167
[patent_app_country] => US
[patent_app_date] => 2020-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7279
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17093167
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/093167 | Stage protection in multi-stage charge pumps | Nov 8, 2020 | Issued |