
Metasebia T. Retebo
Examiner (ID: 21, Phone: (571)272-9299 , Office: P/2842 )
| Most Active Art Unit | 2842 |
| Art Unit(s) | 2842 |
| Total Applications | 728 |
| Issued Applications | 609 |
| Pending Applications | 80 |
| Abandoned Applications | 66 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10132746
[patent_doc_number] => 09166595
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-20
[patent_title] => 'Configurable flip-flop circuit'
[patent_app_type] => utility
[patent_app_number] => 14/141469
[patent_app_country] => US
[patent_app_date] => 2013-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9915
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 936
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14141469
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/141469 | Configurable flip-flop circuit | Dec 26, 2013 | Issued |
Array
(
[id] => 10605778
[patent_doc_number] => 09326354
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-26
[patent_title] => 'User control of an environmental parameter of a structure'
[patent_app_type] => utility
[patent_app_number] => 14/138017
[patent_app_country] => US
[patent_app_date] => 2013-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6340
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14138017
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/138017 | User control of an environmental parameter of a structure | Dec 20, 2013 | Issued |
Array
(
[id] => 11360815
[patent_doc_number] => 09537479
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-03
[patent_title] => 'Programmable impedance transmitter for serial communication'
[patent_app_type] => utility
[patent_app_number] => 14/107993
[patent_app_country] => US
[patent_app_date] => 2013-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7738
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14107993
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/107993 | Programmable impedance transmitter for serial communication | Dec 15, 2013 | Issued |
Array
(
[id] => 12257578
[patent_doc_number] => 09929735
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-27
[patent_title] => 'Phase correction of multiple phase clock transmission and method for performing the same'
[patent_app_type] => utility
[patent_app_number] => 14/088587
[patent_app_country] => US
[patent_app_date] => 2013-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8434
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14088587
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/088587 | Phase correction of multiple phase clock transmission and method for performing the same | Nov 24, 2013 | Issued |
Array
(
[id] => 12555480
[patent_doc_number] => 10014725
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-03
[patent_title] => Hybrid wireless power transmitting system and method therefor
[patent_app_type] => utility
[patent_app_number] => 15/033449
[patent_app_country] => US
[patent_app_date] => 2013-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 15545
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15033449
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/033449 | Hybrid wireless power transmitting system and method therefor | Nov 14, 2013 | Issued |
Array
(
[id] => 11201786
[patent_doc_number] => 09432009
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-30
[patent_title] => 'Circuit delay monitoring apparatus and method'
[patent_app_type] => utility
[patent_app_number] => 14/081900
[patent_app_country] => US
[patent_app_date] => 2013-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 8785
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14081900
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/081900 | Circuit delay monitoring apparatus and method | Nov 14, 2013 | Issued |
Array
(
[id] => 10503176
[patent_doc_number] => 09231579
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-01-05
[patent_title] => 'Highly linear buffer'
[patent_app_type] => utility
[patent_app_number] => 14/074241
[patent_app_country] => US
[patent_app_date] => 2013-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 3966
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14074241
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/074241 | Highly linear buffer | Nov 6, 2013 | Issued |
Array
(
[id] => 10165962
[patent_doc_number] => 09197198
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-24
[patent_title] => 'Latch comparator circuits and methods'
[patent_app_type] => utility
[patent_app_number] => 14/065854
[patent_app_country] => US
[patent_app_date] => 2013-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4017
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 335
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14065854
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/065854 | Latch comparator circuits and methods | Oct 28, 2013 | Issued |
Array
(
[id] => 10224061
[patent_doc_number] => 20150109054
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-23
[patent_title] => 'READY-FLAG CIRCUITRY FOR DIFFERENTIAL AMPLIFIERS'
[patent_app_type] => utility
[patent_app_number] => 14/057886
[patent_app_country] => US
[patent_app_date] => 2013-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4427
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14057886
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/057886 | Ready-flag circuitry for differential amplifiers | Oct 17, 2013 | Issued |
Array
(
[id] => 10206648
[patent_doc_number] => 20150091635
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-02
[patent_title] => 'HIGH SPEED, LOW POWER, ISOLATED MULTIPLEXER'
[patent_app_type] => utility
[patent_app_number] => 14/042632
[patent_app_country] => US
[patent_app_date] => 2013-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 11435
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14042632
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/042632 | High speed, low power, isolated multiplexer | Sep 29, 2013 | Issued |
Array
(
[id] => 12396627
[patent_doc_number] => 09966467
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-08
[patent_title] => Integrated circuit and code generating method
[patent_app_type] => utility
[patent_app_number] => 14/038772
[patent_app_country] => US
[patent_app_date] => 2013-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 60
[patent_no_of_words] => 7414
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14038772
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/038772 | Integrated circuit and code generating method | Sep 26, 2013 | Issued |
Array
(
[id] => 11279531
[patent_doc_number] => 09496012
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-15
[patent_title] => 'Method and apparatus for reference voltage calibration in a single-ended receiver'
[patent_app_type] => utility
[patent_app_number] => 14/040532
[patent_app_country] => US
[patent_app_date] => 2013-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 5443
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14040532
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/040532 | Method and apparatus for reference voltage calibration in a single-ended receiver | Sep 26, 2013 | Issued |
Array
(
[id] => 9914872
[patent_doc_number] => 20150070077
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-12
[patent_title] => 'SIGNAL DISTRIBUTION CIRCUITRY'
[patent_app_type] => utility
[patent_app_number] => 14/025313
[patent_app_country] => US
[patent_app_date] => 2013-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5972
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14025313
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/025313 | Signal distribution circuitry | Sep 11, 2013 | Issued |
Array
(
[id] => 13654427
[patent_doc_number] => 09853540
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-26
[patent_title] => Power supply circuit
[patent_app_type] => utility
[patent_app_number] => 14/023858
[patent_app_country] => US
[patent_app_date] => 2013-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 48
[patent_no_of_words] => 11894
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14023858
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/023858 | Power supply circuit | Sep 10, 2013 | Issued |
Array
(
[id] => 9304440
[patent_doc_number] => 20140043114
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-02-13
[patent_title] => 'MICROWAVE TM MODE RESONATOR AND AN ELECTRICAL FILTER INCLUDING SUCH A RESONATOR'
[patent_app_type] => utility
[patent_app_number] => 13/960590
[patent_app_country] => US
[patent_app_date] => 2013-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 1852
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13960590
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/960590 | MICROWAVE TM MODE RESONATOR AND AN ELECTRICAL FILTER INCLUDING SUCH A RESONATOR | Aug 5, 2013 | Abandoned |
Array
(
[id] => 10772823
[patent_doc_number] => 20160118979
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-28
[patent_title] => 'DRIVE CIRCUIT FOR SEMICONDUCTOR ELEMENT AND SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/785725
[patent_app_country] => US
[patent_app_date] => 2013-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 18345
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14785725
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/785725 | Drive circuit for semiconductor element and semiconductor device | Jul 15, 2013 | Issued |
Array
(
[id] => 9797028
[patent_doc_number] => 20150008972
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-08
[patent_title] => 'Circuit Comprising an Accelerating Element'
[patent_app_type] => utility
[patent_app_number] => 13/937075
[patent_app_country] => US
[patent_app_date] => 2013-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 8335
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13937075
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/937075 | Circuit comprising an accelerating element | Jul 7, 2013 | Issued |
Array
(
[id] => 10551352
[patent_doc_number] => 09275984
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-01
[patent_title] => 'Multi-chip package system'
[patent_app_type] => utility
[patent_app_number] => 13/935966
[patent_app_country] => US
[patent_app_date] => 2013-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3701
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13935966
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/935966 | Multi-chip package system | Jul 4, 2013 | Issued |
Array
(
[id] => 11797397
[patent_doc_number] => 09407270
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-02
[patent_title] => 'Method and apparatus for control of a digital phase locked loop (DPLL) with exponentially shaped digitally controlled oscillator (DCO)'
[patent_app_type] => utility
[patent_app_number] => 13/931997
[patent_app_country] => US
[patent_app_date] => 2013-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 8134
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13931997
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/931997 | Method and apparatus for control of a digital phase locked loop (DPLL) with exponentially shaped digitally controlled oscillator (DCO) | Jun 29, 2013 | Issued |
Array
(
[id] => 9558265
[patent_doc_number] => 20140175977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-26
[patent_title] => 'DISPLAY DEVICE INCLUDING DRIVING UNIT'
[patent_app_type] => utility
[patent_app_number] => 13/928131
[patent_app_country] => US
[patent_app_date] => 2013-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6264
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13928131
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/928131 | Display device including driving unit | Jun 25, 2013 | Issued |