
Metasebia T. Retebo
Examiner (ID: 21, Phone: (571)272-9299 , Office: P/2842 )
| Most Active Art Unit | 2842 |
| Art Unit(s) | 2842 |
| Total Applications | 728 |
| Issued Applications | 609 |
| Pending Applications | 80 |
| Abandoned Applications | 66 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19322196
[patent_doc_number] => 20240243744
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-18
[patent_title] => BUFFER FOR VOLTAGE CONTROLLED OSCILLATOR (VCO) OR OTHER APPLICATIONS
[patent_app_type] => utility
[patent_app_number] => 18/155535
[patent_app_country] => US
[patent_app_date] => 2023-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7966
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18155535
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/155535 | Buffer for voltage controlled oscillator (VCO) or other applications | Jan 16, 2023 | Issued |
Array
(
[id] => 20259338
[patent_doc_number] => 12431704
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-30
[patent_title] => Power supply system and power supply control method thereof
[patent_app_type] => utility
[patent_app_number] => 18/152279
[patent_app_country] => US
[patent_app_date] => 2023-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 2411
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 327
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18152279
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/152279 | Power supply system and power supply control method thereof | Jan 9, 2023 | Issued |
Array
(
[id] => 18380494
[patent_doc_number] => 20230155584
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-18
[patent_title] => ELECTRICAL SWITCHING SYSTEMS INCLUDING CONSTANT-POWER CONTROLLERS AND ASSOCIATED METHODS
[patent_app_type] => utility
[patent_app_number] => 18/094809
[patent_app_country] => US
[patent_app_date] => 2023-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5920
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18094809
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/094809 | Electrical switching systems including constant-power controllers and associated methods | Jan 8, 2023 | Issued |
Array
(
[id] => 18351263
[patent_doc_number] => 20230139374
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-04
[patent_title] => SWITCHING CIRCUIT, GATE DRIVER FOR A GROUP III NITRIDE-BASED ENHANCEMENT MODE TRANSISTOR DEVICE AND METHOD OF OPERATING THE GROUP III NITRIDE-BASED ENHANCEMENT MODE TRANSISTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/090555
[patent_app_country] => US
[patent_app_date] => 2022-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18504
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18090555
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/090555 | SWITCHING CIRCUIT, GATE DRIVER FOR A GROUP III NITRIDE-BASED ENHANCEMENT MODE TRANSISTOR DEVICE AND METHOD OF OPERATING THE GROUP III NITRIDE-BASED ENHANCEMENT MODE TRANSISTOR DEVICE | Dec 28, 2022 | Abandoned |
Array
(
[id] => 18395535
[patent_doc_number] => 20230163756
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-25
[patent_title] => SWITCH CIRCUIT AND ELECTRIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/089657
[patent_app_country] => US
[patent_app_date] => 2022-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5092
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18089657
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/089657 | Switch circuit and electric device | Dec 27, 2022 | Issued |
Array
(
[id] => 19094491
[patent_doc_number] => 11955962
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-09
[patent_title] => Arrangements of non-dissipative elements in non-dissipative element-enabled capacitive element drivers
[patent_app_type] => utility
[patent_app_number] => 18/090469
[patent_app_country] => US
[patent_app_date] => 2022-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 54
[patent_figures_cnt] => 79
[patent_no_of_words] => 49873
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18090469
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/090469 | Arrangements of non-dissipative elements in non-dissipative element-enabled capacitive element drivers | Dec 27, 2022 | Issued |
Array
(
[id] => 18347752
[patent_doc_number] => 20230135862
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-04
[patent_title] => ELECTRONIC DEVICE AND CONTROLLING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/089176
[patent_app_country] => US
[patent_app_date] => 2022-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7995
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18089176
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/089176 | Electronic device and controlling method thereof | Dec 26, 2022 | Issued |
Array
(
[id] => 18308252
[patent_doc_number] => 20230112152
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-13
[patent_title] => CIRCUITS AND METHODS FOR CONTROLLING A VOLTAGE OF A SEMICONDUCTOR SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 18/064185
[patent_app_country] => US
[patent_app_date] => 2022-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21046
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18064185
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/064185 | Circuits and methods for controlling a voltage of a semiconductor substrate | Dec 8, 2022 | Issued |
Array
(
[id] => 19178017
[patent_doc_number] => 20240163991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-16
[patent_title] => SINGLE STAGE POWER FACTOR CORRECTION CIRCUIT FOR HORTICULTURAL LED LIGHTS
[patent_app_type] => utility
[patent_app_number] => 17/985917
[patent_app_country] => US
[patent_app_date] => 2022-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2352
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17985917
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/985917 | SINGLE STAGE POWER FACTOR CORRECTION CIRCUIT FOR HORTICULTURAL LED LIGHTS | Nov 13, 2022 | Pending |
Array
(
[id] => 19415365
[patent_doc_number] => 12081209
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-03
[patent_title] => Channel circuit and electronic device
[patent_app_type] => utility
[patent_app_number] => 17/985492
[patent_app_country] => US
[patent_app_date] => 2022-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 4775
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17985492
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/985492 | Channel circuit and electronic device | Nov 10, 2022 | Issued |
Array
(
[id] => 19214161
[patent_doc_number] => 12003240
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-06-04
[patent_title] => Analog memory-based complex multiply-accumulate (MACC) compute engine
[patent_app_type] => utility
[patent_app_number] => 17/978161
[patent_app_country] => US
[patent_app_date] => 2022-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10392
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17978161
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/978161 | Analog memory-based complex multiply-accumulate (MACC) compute engine | Oct 30, 2022 | Issued |
Array
(
[id] => 19147242
[patent_doc_number] => 20240146297
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => GATE DRIVING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/975797
[patent_app_country] => US
[patent_app_date] => 2022-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3903
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17975797
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/975797 | Gate driving device | Oct 27, 2022 | Issued |
Array
(
[id] => 19568329
[patent_doc_number] => 12143112
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-12
[patent_title] => Circuit for controlling the slew rate of a transistor
[patent_app_type] => utility
[patent_app_number] => 18/045909
[patent_app_country] => US
[patent_app_date] => 2022-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6041
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18045909
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/045909 | Circuit for controlling the slew rate of a transistor | Oct 11, 2022 | Issued |
Array
(
[id] => 18935372
[patent_doc_number] => 11887813
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-30
[patent_title] => Pulsed voltage source for plasma processing
[patent_app_type] => utility
[patent_app_number] => 17/961452
[patent_app_country] => US
[patent_app_date] => 2022-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 6795
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17961452
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/961452 | Pulsed voltage source for plasma processing | Oct 5, 2022 | Issued |
Array
(
[id] => 19101690
[patent_doc_number] => 20240120918
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-11
[patent_title] => BIDIRECTIONAL POWER SWITCH
[patent_app_type] => utility
[patent_app_number] => 17/961216
[patent_app_country] => US
[patent_app_date] => 2022-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7112
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17961216
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/961216 | Bidirectional power switch | Oct 5, 2022 | Issued |
Array
(
[id] => 18563531
[patent_doc_number] => 11728788
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-08-15
[patent_title] => Tuning methods for digital hybrid load pull system
[patent_app_type] => utility
[patent_app_number] => 17/960990
[patent_app_country] => US
[patent_app_date] => 2022-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 4054
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17960990
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/960990 | Tuning methods for digital hybrid load pull system | Oct 5, 2022 | Issued |
Array
(
[id] => 19101689
[patent_doc_number] => 20240120917
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-11
[patent_title] => ISOLATED BOOTSTRAPPED SWITCH CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/960594
[patent_app_country] => US
[patent_app_date] => 2022-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9846
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17960594
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/960594 | Isolated bootstrapped switch circuit | Oct 4, 2022 | Issued |
Array
(
[id] => 18147327
[patent_doc_number] => 20230021184
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => TEST CIRCUIT, TEST METHOD AND MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/955658
[patent_app_country] => US
[patent_app_date] => 2022-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8230
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17955658
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/955658 | Test circuit, test method and memory | Sep 28, 2022 | Issued |
Array
(
[id] => 19086915
[patent_doc_number] => 20240113716
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => DETERMINISTIC JITTER COMPENSATION SCHEME FOR DTC TIMING PATH
[patent_app_type] => utility
[patent_app_number] => 17/956576
[patent_app_country] => US
[patent_app_date] => 2022-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5770
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17956576
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/956576 | DETERMINISTIC JITTER COMPENSATION SCHEME FOR DTC TIMING PATH | Sep 28, 2022 | Pending |
Array
(
[id] => 19086901
[patent_doc_number] => 20240113702
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => COMPARATOR CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 17/956273
[patent_app_country] => US
[patent_app_date] => 2022-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2247
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17956273
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/956273 | Comparator circuits | Sep 28, 2022 | Issued |