
Michael A. Fabula
Examiner (ID: 6845, Phone: (571)270-7772 , Office: P/3647 )
| Most Active Art Unit | 3647 |
| Art Unit(s) | 3645, 3644, 3647 |
| Total Applications | 593 |
| Issued Applications | 403 |
| Pending Applications | 6 |
| Abandoned Applications | 187 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18377887
[patent_doc_number] => 20230152974
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-18
[patent_title] => DATA REDUCTION METHOD AND APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/150420
[patent_app_country] => US
[patent_app_date] => 2023-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11182
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18150420
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/150420 | Data reduction method and apparatus | Jan 4, 2023 | Issued |
Array
(
[id] => 18982359
[patent_doc_number] => 11907536
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-20
[patent_title] => Data dispersion-based memory management
[patent_app_type] => utility
[patent_app_number] => 18/093069
[patent_app_country] => US
[patent_app_date] => 2023-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8668
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18093069
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/093069 | Data dispersion-based memory management | Jan 3, 2023 | Issued |
Array
(
[id] => 19283929
[patent_doc_number] => 20240220405
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => SYSTEMS AND METHODS FOR HOSTING AN INTERLEAVE ACROSS ASYMMETRICALLY POPULATED MEMORY CHANNELS ACROSS TWO OR MORE DIFFERENT MEMORY TYPES
[patent_app_type] => utility
[patent_app_number] => 18/091329
[patent_app_country] => US
[patent_app_date] => 2022-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6962
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18091329
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/091329 | SYSTEMS AND METHODS FOR HOSTING AN INTERLEAVE ACROSS ASYMMETRICALLY POPULATED MEMORY CHANNELS ACROSS TWO OR MORE DIFFERENT MEMORY TYPES | Dec 28, 2022 | Pending |
Array
(
[id] => 19283929
[patent_doc_number] => 20240220405
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => SYSTEMS AND METHODS FOR HOSTING AN INTERLEAVE ACROSS ASYMMETRICALLY POPULATED MEMORY CHANNELS ACROSS TWO OR MORE DIFFERENT MEMORY TYPES
[patent_app_type] => utility
[patent_app_number] => 18/091329
[patent_app_country] => US
[patent_app_date] => 2022-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6962
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18091329
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/091329 | SYSTEMS AND METHODS FOR HOSTING AN INTERLEAVE ACROSS ASYMMETRICALLY POPULATED MEMORY CHANNELS ACROSS TWO OR MORE DIFFERENT MEMORY TYPES | Dec 28, 2022 | Pending |
Array
(
[id] => 19283929
[patent_doc_number] => 20240220405
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => SYSTEMS AND METHODS FOR HOSTING AN INTERLEAVE ACROSS ASYMMETRICALLY POPULATED MEMORY CHANNELS ACROSS TWO OR MORE DIFFERENT MEMORY TYPES
[patent_app_type] => utility
[patent_app_number] => 18/091329
[patent_app_country] => US
[patent_app_date] => 2022-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6962
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18091329
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/091329 | SYSTEMS AND METHODS FOR HOSTING AN INTERLEAVE ACROSS ASYMMETRICALLY POPULATED MEMORY CHANNELS ACROSS TWO OR MORE DIFFERENT MEMORY TYPES | Dec 28, 2022 | Pending |
Array
(
[id] => 19084614
[patent_doc_number] => 20240111415
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => MEMORY CHIP
[patent_app_type] => utility
[patent_app_number] => 18/085589
[patent_app_country] => US
[patent_app_date] => 2022-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5585
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18085589
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/085589 | MEMORY CHIP | Dec 20, 2022 | Issued |
Array
(
[id] => 19084614
[patent_doc_number] => 20240111415
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => MEMORY CHIP
[patent_app_type] => utility
[patent_app_number] => 18/085589
[patent_app_country] => US
[patent_app_date] => 2022-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5585
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18085589
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/085589 | MEMORY CHIP | Dec 20, 2022 | Issued |
Array
(
[id] => 19235676
[patent_doc_number] => 20240192871
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-13
[patent_title] => SPEEDING CACHE SCANS WITH A BYTEMAP OF ACTIVE TRACKS WITH ENCODED BITS
[patent_app_type] => utility
[patent_app_number] => 18/065054
[patent_app_country] => US
[patent_app_date] => 2022-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9958
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18065054
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/065054 | SPEEDING CACHE SCANS WITH A BYTEMAP OF ACTIVE TRACKS WITH ENCODED BITS | Dec 12, 2022 | Pending |
Array
(
[id] => 18965811
[patent_doc_number] => 11899575
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-02-13
[patent_title] => Flash memory system with address-based subdivision selection by host and metadata management in storage drive
[patent_app_type] => utility
[patent_app_number] => 18/073487
[patent_app_country] => US
[patent_app_date] => 2022-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 24
[patent_no_of_words] => 27594
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 261
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18073487
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/073487 | Flash memory system with address-based subdivision selection by host and metadata management in storage drive | Nov 30, 2022 | Issued |
Array
(
[id] => 18803210
[patent_doc_number] => 11836368
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-05
[patent_title] => Lossy data compression
[patent_app_type] => utility
[patent_app_number] => 18/071454
[patent_app_country] => US
[patent_app_date] => 2022-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 11187
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18071454
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/071454 | Lossy data compression | Nov 28, 2022 | Issued |
Array
(
[id] => 19189717
[patent_doc_number] => 20240168630
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-23
[patent_title] => HYBRID DESIGN FOR LARGE SCALE BLOCK DEVICE COMPRESSION USING FLAT HASH TABLE
[patent_app_type] => utility
[patent_app_number] => 18/056842
[patent_app_country] => US
[patent_app_date] => 2022-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12575
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18056842
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/056842 | HYBRID DESIGN FOR LARGE SCALE BLOCK DEVICE COMPRESSION USING FLAT HASH TABLE | Nov 17, 2022 | Pending |
Array
(
[id] => 18348163
[patent_doc_number] => 20230136274
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-04
[patent_title] => Ceph Media Failure and Remediation
[patent_app_type] => utility
[patent_app_number] => 17/979851
[patent_app_country] => US
[patent_app_date] => 2022-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9013
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17979851
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/979851 | Ceph Media Failure and Remediation | Nov 2, 2022 | Abandoned |
Array
(
[id] => 18531660
[patent_doc_number] => 20230236732
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-27
[patent_title] => MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/975250
[patent_app_country] => US
[patent_app_date] => 2022-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6983
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17975250
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/975250 | MEMORY DEVICE | Oct 26, 2022 | Pending |
Array
(
[id] => 18911775
[patent_doc_number] => 11874753
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-16
[patent_title] => Log compression
[patent_app_type] => utility
[patent_app_number] => 17/967474
[patent_app_country] => US
[patent_app_date] => 2022-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 10644
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17967474
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/967474 | Log compression | Oct 16, 2022 | Issued |
Array
(
[id] => 19566699
[patent_doc_number] => 12141471
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-12
[patent_title] => Storage device and operating method utilizing a buffer when a write failure occurs
[patent_app_type] => utility
[patent_app_number] => 17/957075
[patent_app_country] => US
[patent_app_date] => 2022-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8826
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17957075
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/957075 | Storage device and operating method utilizing a buffer when a write failure occurs | Sep 29, 2022 | Issued |
Array
(
[id] => 20454616
[patent_doc_number] => 12517669
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-06
[patent_title] => Scheduling processing-in-memory requests and memory requests
[patent_app_type] => utility
[patent_app_number] => 17/954784
[patent_app_country] => US
[patent_app_date] => 2022-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2635
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17954784
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/954784 | Scheduling processing-in-memory requests and memory requests | Sep 27, 2022 | Issued |
Array
(
[id] => 19228622
[patent_doc_number] => 12008259
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-06-11
[patent_title] => Data processing and transmission using hardware serialization and deserialization functions
[patent_app_type] => utility
[patent_app_number] => 17/955324
[patent_app_country] => US
[patent_app_date] => 2022-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 12531
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17955324
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/955324 | Data processing and transmission using hardware serialization and deserialization functions | Sep 27, 2022 | Issued |
Array
(
[id] => 18267158
[patent_doc_number] => 20230088400
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-23
[patent_title] => CONTROL MODULE AND CONTROL METHOD THEREOF FOR SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/932507
[patent_app_country] => US
[patent_app_date] => 2022-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2815
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17932507
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/932507 | CONTROL MODULE AND CONTROL METHOD THEREOF FOR SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY | Sep 14, 2022 | Abandoned |
Array
(
[id] => 18499127
[patent_doc_number] => 20230221868
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-13
[patent_title] => METHOD FOR INHERITING DEFECT BLOCK TABLE AND STORAGE DEVICE THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/932309
[patent_app_country] => US
[patent_app_date] => 2022-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4852
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17932309
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/932309 | Method for inheriting defect block table and storage device thereof | Sep 14, 2022 | Issued |
Array
(
[id] => 18111451
[patent_doc_number] => 20230004331
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-05
[patent_title] => NAND RAID CONTROLLER
[patent_app_type] => utility
[patent_app_number] => 17/902909
[patent_app_country] => US
[patent_app_date] => 2022-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10391
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17902909
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/902909 | NAND RAID CONTROLLER | Sep 4, 2022 | Abandoned |